SEMICONDUCTOR DEVICE, SUBSTRATE, METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING SUBSTRATE

To provide a semiconductor device capable of reducing defects, a substrate, a method for manufacturing the semiconductor device, and a method for manufacturing the substrate.SOLUTION: According to an embodiment, a semiconductor device comprises a first semiconductor region including a first chemical...

Full description

Saved in:
Bibliographic Details
Main Authors KUSHIBE MITSUHIRO, NISHIO JOJI, SHIMIZU TATSUO
Format Patent
LanguageEnglish
Japanese
Published 22.08.2019
Subjects
Online AccessGet full text

Cover

Loading…
Abstract To provide a semiconductor device capable of reducing defects, a substrate, a method for manufacturing the semiconductor device, and a method for manufacturing the substrate.SOLUTION: According to an embodiment, a semiconductor device comprises a first semiconductor region including a first chemical compound containing silicon and carbon, and a second semiconductor region including a second chemical compound containing silicon and carbon. The first semiconductor region includes first to third regions in contact with the second semiconductor region. The third region is located between the first region and the second region. The first region and the second region contain a first chemical element. The third region does not contain a first chemical element. Concentration of the first chemical element in the third region is lower than concentration of the first chemical element in the first region and concentration of the first chemical clement in the second region.SELECTED DRAWING: Figure 1 【課題】欠陥を少なくすることができる半導体装置、基板、半導体装置の製造方法、及び、基板の製造方法を提供する。【解決手段】実施形態によれば、半導体装置は、シリコンと炭素とを含む第1化合物を含む第1半導体領域と、シリコンと炭素とを含む第2化合物を含む第2半導体領域と、を含む。前記第1半導体領域は、前記第2半導体領域と接する第1〜第3領域を含む。前記第3領域は、前記第1領域と前記第2領域との間に位置する。前記第1領域及び前記第2領域は第1元素を含む。前記第3領域は第1元素を含まない。または、前記第3領域における第1元素の濃度は、前記第1領域における第1元素の濃度よりも低く、前記第2領域における第1元素の濃度よりも低い。【選択図】図1
AbstractList To provide a semiconductor device capable of reducing defects, a substrate, a method for manufacturing the semiconductor device, and a method for manufacturing the substrate.SOLUTION: According to an embodiment, a semiconductor device comprises a first semiconductor region including a first chemical compound containing silicon and carbon, and a second semiconductor region including a second chemical compound containing silicon and carbon. The first semiconductor region includes first to third regions in contact with the second semiconductor region. The third region is located between the first region and the second region. The first region and the second region contain a first chemical element. The third region does not contain a first chemical element. Concentration of the first chemical element in the third region is lower than concentration of the first chemical element in the first region and concentration of the first chemical clement in the second region.SELECTED DRAWING: Figure 1 【課題】欠陥を少なくすることができる半導体装置、基板、半導体装置の製造方法、及び、基板の製造方法を提供する。【解決手段】実施形態によれば、半導体装置は、シリコンと炭素とを含む第1化合物を含む第1半導体領域と、シリコンと炭素とを含む第2化合物を含む第2半導体領域と、を含む。前記第1半導体領域は、前記第2半導体領域と接する第1〜第3領域を含む。前記第3領域は、前記第1領域と前記第2領域との間に位置する。前記第1領域及び前記第2領域は第1元素を含む。前記第3領域は第1元素を含まない。または、前記第3領域における第1元素の濃度は、前記第1領域における第1元素の濃度よりも低く、前記第2領域における第1元素の濃度よりも低い。【選択図】図1
Author NISHIO JOJI
SHIMIZU TATSUO
KUSHIBE MITSUHIRO
Author_xml – fullname: KUSHIBE MITSUHIRO
– fullname: NISHIO JOJI
– fullname: SHIMIZU TATSUO
BookMark eNrjYmDJy89L5WQoC3b19XT293MJdQ7xD1JwcQ3zdHbVUQgOdQoOCXIMATJ9XUM8_F0U3ICyvo5-oW6OziGhQZ5-7grYdTr6ueDRAjOWh4E1LTGnOJUXSnMzKLm5hjh76KYW5MenFhckJqfmpZbEewUYGRhaGpoYGFqYOxoTpQgAPCI7-A
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 半導体装置、基板、半導体装置の製造方法、及び、基板の製造方法
ExternalDocumentID JP2019140187A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2019140187A3
IEDL.DBID EVB
IngestDate Fri Jul 26 04:31:15 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2019140187A3
Notes Application Number: JP20180020476
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190822&DB=EPODOC&CC=JP&NR=2019140187A
ParticipantIDs epo_espacenet_JP2019140187A
PublicationCentury 2000
PublicationDate 20190822
PublicationDateYYYYMMDD 2019-08-22
PublicationDate_xml – month: 08
  year: 2019
  text: 20190822
  day: 22
PublicationDecade 2010
PublicationYear 2019
RelatedCompanies TOSHIBA CORP
RelatedCompanies_xml – name: TOSHIBA CORP
Score 3.3437688
Snippet To provide a semiconductor device capable of reducing defects, a substrate, a method for manufacturing the semiconductor device, and a method for manufacturing...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title SEMICONDUCTOR DEVICE, SUBSTRATE, METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING SUBSTRATE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190822&DB=EPODOC&locale=&CC=JP&NR=2019140187A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5qFfWmVVGrEkRyMpjHJmkPQdLdhFrIgzYpvZXGTUCFttiof9_Z2GgP0ts-2IEd-Hb2250HwJ2udu0uN02FG6qqkFyzlG5BDCUjhcrJzMA7siCKQWj1UzKYmJMGvNWxMFWe0K8qOSIi6hnxXlbn9fLvEYtVvpWrh-wFhxaPfuIwec2ONVHAW5dZz_HiiEVUptQZxHI4rOYEl-jY7g7s4j3aFnDwxj0RlrLctCn-EezFKG5eHkPjddaCA1qXXmvBfrD-8cbmGnyrE_gcCZ1FIUtpEg0l5o2fqHcvjdKeKHycYDPwkn7EJCR2UuCGqe_SJBXeDtL_K92QbVlSiz2FW99LaF_BDUx_1TUdxBubNc6gOV_M83OQMovYuTDwGjLRwuaZpXPNMrXOTCcF5-oFtLcIutw624ZD7JEfP48raJbvH_k1Wusyu6m0_A0tZY47
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bT8IwFD5BNOKbokbFy2LMnlzcpdvggZjRbhnILoGO8EYY3RI1ASJT_77tAsqD4a3pSU_Sk3w9_dpzAXjQ1ZbdYqapMENVFZRpltLKkaGkKFcZmhr8jiyIYhBafoJ6Y3NcgfdNLkxZJ_S7LI7IETXjeC_K83r594hFytjK1VP6yqcWzx5tE3nNjjXRwFuXSaftxhGJsIxxuxfL4aCUCS7RtJ092Od3bFvAwR11RFrKctuneMdwEHN18-IEKm_TOtTwpvVaHQ6D9Y83H67BtzqFr6GwWRSSBNNoIBF31MXuozRMOqLxMeXDwKV-RCRO7KTACRPPwTQR0Q7S_yudkOxYslF7BveeS7Gv8A1Mfs016cVbmzXOoTpfzLMLkFIL2Zlw8BpnornNUktnmmVqzamOcsbUS2jsUHS1U3oHNZ8G_Um_G7404EhIxMOrrl9Dtfj4zG645y7S29LiPwgkkTs
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE%2C+SUBSTRATE%2C+METHOD+FOR+MANUFACTURING+SEMICONDUCTOR+DEVICE%2C+AND+METHOD+FOR+MANUFACTURING+SUBSTRATE&rft.inventor=KUSHIBE+MITSUHIRO&rft.inventor=NISHIO+JOJI&rft.inventor=SHIMIZU+TATSUO&rft.date=2019-08-22&rft.externalDBID=A&rft.externalDocID=JP2019140187A