ELECTRO-OPTIC DEVICE AND ELECTRONIC APPARATUS

To realize an electro-optic device that can display a high quality image having high resolution and multi-gradation with low power consumption, that operates more quickly, and that can get brighter display.SOLUTION: An electro-optic device 10 comprises: a scan line 42; a signal line 43; a pixel circ...

Full description

Saved in:
Bibliographic Details
Main Authors MOMOSE YOICHI, MIYASAKA MITSUTOSHI
Format Patent
LanguageEnglish
Japanese
Published 20.06.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:To realize an electro-optic device that can display a high quality image having high resolution and multi-gradation with low power consumption, that operates more quickly, and that can get brighter display.SOLUTION: An electro-optic device 10 comprises: a scan line 42; a signal line 43; a pixel circuit 41 provided corresponding to a cross between the scan line 42 and the signal line 43; a first high potential line 47 supplying first potential; a low potential line 46 supplying second potential; and a second high potential line 49 supplying third potential. The pixel circuit 41 comprises: a light-emitting element 20; a storage circuit 60 arranged between the first high potential line 47 and the low potential line 46; a first transistor 31 whose gate is electrically connected to the storage circuit 60; and a second transistor 32 whose gate is electrically connected to the scan line 42. The second transistor 32 is arranged between the storage circuit 60 and the signal line 43, and an electric potential difference between the first potential and the second potential is smaller than an electric potential difference between the second potential and the third potential.SELECTED DRAWING: Figure 8 【課題】高解像度で多階調の高品位な画像を低消費電力で表示でき、より高速で動作しより明るい表示が得られる電気光学装置を実現すること。【解決手段】電気光学装置10は、走査線42と、信号線43と、走査線42と信号線43との交差に対応して設けられた画素回路41と、第1電位が供給される第1高電位線47と、第2電位が供給される低電位線46と、第3電位が供給される第2高電位線49とを備え、画素回路41は、発光素子20と、第1高電位線47と低電位線46との間に配置された記憶回路60と、ゲートが記憶回路60に電気的に接続された第1トランジスター31と、ゲートが走査線42に電気的に接続された第2トランジスター32とを含み、第2トランジスター32は、記憶回路60と信号線43との間に配置され、第2電位に対する第1電位の電位差は、第2電位に対する第3電位の電位差よりも小さいことを特徴とする。【選択図】図8
Bibliography:Application Number: JP20180183517