METHOD FOR MANUFACTURING PRINTED WIRING BOARD

To improve connection quality of a printed wiring board to an external wiring board.SOLUTION: A method of the present invention includes steps of: forming a laminate 10 having a second surface 10S as a connection surface to an external wiring board and a first surface 10F as a mounting surface for a...

Full description

Saved in:
Bibliographic Details
Main Author SANO KATSUYUKI
Format Patent
LanguageEnglish
Japanese
Published 25.04.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:To improve connection quality of a printed wiring board to an external wiring board.SOLUTION: A method of the present invention includes steps of: forming a laminate 10 having a second surface 10S as a connection surface to an external wiring board and a first surface 10F as a mounting surface for an electronic component at an opposite side to the second surface 10S, by forming a conductor layer 2d on a metal foil on a base plate and depositing a resin insulation layer and a conductor layer on the conductor layer 2d; applying a support plate 7 via a solder resist layer 5 formed on the first surface 10F of the laminate 10; and removing the base plate and removing the metal foil by etching. The step of forming the laminate 10 includes forming a first conductor pad 21 on an outermost conductor layer at a first surface 10F side, aligned to a connection position to the electronic component. The step of forming the conductor layer 2d on the metal foil includes forming a second conductor pad 22 aligned to a connection position to an external wiring board S.SELECTED DRAWING: Figure 1 【課題】プリント配線板の外部の配線板との接続品質の向上。【解決手段】本発明の方法は、ベース板上の金属箔上に導体層2dを形成することと、導体層2d上に樹脂絶縁層および導体層を積層することにより、外部の配線板との接続面である第2面10Sを有し、かつ、第2面10Sと反対側に電子部品の実装面となる第1面10Fを有する積層体10を形成することと、積層体10の第1面10F上に形成したソルダーレジスト層5を介して支持板7を設けることと、ベース板を除去し、金属箔をエッチングにより除去することとを含んでいる。そして、積層体10形成することは、第1面10F側の最表層の導体層に、電子部品との接続位置に合わせて、第1導体パッド21を形成することを含み、金属箔上に導体層2dを形成することは、外部の配線板Sとの接続位置に合わせて、第2導体パッド22を形成することを含んでいる。【選択図】図1
Bibliography:Application Number: JP20170190352