INFORMATION PROCESSING DEVICE AND CONTROL METHOD THEREFOR

PROBLEM TO BE SOLVED: To provide an information processing device and a control method of the information processing device that reduce an operation during updating firmware.SOLUTION: A DP to VGA conversion chip 16 includes a path to which an analog display 2 is connected; which transmits, when rece...

Full description

Saved in:
Bibliographic Details
Main Author AOKI NORIYUKI
Format Patent
LanguageEnglish
Japanese
Published 02.08.2018
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:PROBLEM TO BE SOLVED: To provide an information processing device and a control method of the information processing device that reduce an operation during updating firmware.SOLUTION: A DP to VGA conversion chip 16 includes a path to which an analog display 2 is connected; which transmits, when receiving a first notification inquiring about a state of the connection of the analog display 2, a second notification notifying the connection of the analog display 2 upon detecting a resistance value in a state where the analog display 2 is connected in a path. A graphics chip 13 transmits, when receiving a firmware update instruction of the DP to VGA conversion chip 16, the first notification to the DP to VGA conversion chip 16, and upon receiving the second notification as a response, updates the firmware. A bus management circuit 14 connects, when a resistance value in the state where the analog display 2 is connected in the path is not detected, a dummy resistor 22 to the path so as to have the resistance value in the state where the analog display 2 is connected.SELECTED DRAWING: Figure 1 【課題】ファームウェアのアップデート時の作業を軽減する情報処理装置及び情報処理装置の制御方法を提供する。【解決手段】DPtoVGA変換チップ16は、アナログディスプレイ2が接続される経路を有し、アナログディスプレイ2の接続状態の問い合わせる第1通知を受けた場合、経路においてアナログディスプレイ2が接続された状態の抵抗値を検出すると、アナログディスプレイ2の接続を通知する第2通知を送信する。グラフィクスチップ13は、DPtoVGA変換チップ16のファームウェアの更新指示を受けた場合、第1通知をDPtoVGA変換チップ16へ送信し、応答として第2通知を受信すると、ファームウェアの更新を実行する。バス管理回路14は、経路においてアナログディスプレイ2が接続された状態の抵抗値が検出されない場合、アナログディスプレイ2が接続された状態の抵抗値を有するように経路にダミー抵抗22を接続する。【選択図】図1
Bibliography:Application Number: JP20170011314