AVALANCHE PHOTODIODE AND MANUFACTURING METHOD OF THE SAME

PROBLEM TO BE SOLVED: To provide an avalanche photodiode which suppresses a rise in element temperature so as to have improved optical input resistance even if a bonding area of a bonding portion is reduced for acceleration.SOLUTION: An avalanche photodiode is configured by an APD mesa in which a p-...

Full description

Saved in:
Bibliographic Details
Main Authors MAEDA YOSHIO, MURAMOTO YOSHIFUMI, NAKAJIMA FUMITO, SANJO HIROAKI, YOSHIMATSU TOSHIHIDE
Format Patent
LanguageEnglish
Japanese
Published 28.12.2017
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:PROBLEM TO BE SOLVED: To provide an avalanche photodiode which suppresses a rise in element temperature so as to have improved optical input resistance even if a bonding area of a bonding portion is reduced for acceleration.SOLUTION: An avalanche photodiode is configured by an APD mesa in which a p-type contact layer, a light absorption layer, an avalanche layer, and an n-type contact layer are sequentially stacked on a first substrate made of InP. The avalanche photodiode comprises: a second substrate which is bonded, via a bonding layer, to a first surface of the first substrate where the APD mesa is formed; a bias electrode which is bonded to the n-type contact layer of the APD mesa by opening the second substrate and the bonding layer; and a signal electrode which is bonded to the p-type contact layer of the APD mesa through a via opened from the rear face of the first substrate.SELECTED DRAWING: Figure 2 【課題】高速化のために接合部の接合面積を小さくしても、素子温度の上昇を抑制し、光入力耐性を向上させたアバランシェフォトダイオードを提供する。【解決手段】InPからなる第1の基板上にp型コンタクト層、光吸収層、アバランシェ層、およびn型コンタクト層が順に積層されたAPDメサから構成されるアバランシェフォトダイオードであって、前記第1の基板上の前記APDメサが形成された第1の面に、接着層を介して接合された第2の基板と、前記第2の基板および前記接着層を開口して、前記APDメサのn型コンタクト層に接合されたバイアス電極と、前記第1の基板の裏面から開口したビアを介して前記APDメサのp型コンタクト層に接合されたシグナル電極とを備えた。【選択図】図2
Bibliography:Application Number: JP20160121780