CIRCUIT BOARD AND METHOD OF MANUFACTURING CIRCUIT BOARD
PROBLEM TO BE SOLVED: To provide a circuit board capable of suppressing warpage of a core substrate including a glass cloth, and a method of manufacturing the same.SOLUTION: A circuit board 10 of the present invention includes: a core substrate 11 including a glass cloth 70; conductor heat transfer...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
02.03.2017
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PROBLEM TO BE SOLVED: To provide a circuit board capable of suppressing warpage of a core substrate including a glass cloth, and a method of manufacturing the same.SOLUTION: A circuit board 10 of the present invention includes: a core substrate 11 including a glass cloth 70; conductor heat transfer layers 13A and 13B formed on both front and rear sides of the core substrate 11 respectively; through hole heat transfer conductors 17 which are formed by filling heat-transferring through holes 16 penetrating the core substrate 11 with plating and connect the conductor heat transfer layers 13A and 13B to each other; build-up layers 20A and 20B laminated on the conductor heat transfer layers 13A and 13B; and an electronic component mounting part 80J which is provided at the outermost part of the build-up layer 20A on the front side and on which an electronic component 80 is mounted. The heat-transferring through holes 16 include outside heat-transferring through holes 16S which are arranged outside the electronic component mounting part 80J when viewed from the thickness direction of the circuit board 10 and extend in a direction intersecting warp 71A and weft 71B forming the glass cloth 70.SELECTED DRAWING: Figure 2
【課題】ガラスクロスを含むコア基板の反りを抑制可能な回路基板及びその製造方法の提供を目的とする。【解決手段】本発明の回路基板10は、ガラスクロス70を含むコア基板11と、コア基板11の表側と裏側の両方にそれぞれ形成される導体伝熱層13Bと、コア基板を貫通する伝熱用貫通孔16にめっきを充填してなり、導体伝熱層13B,13B同士の間を接続するスルーホール伝熱導体17と、導体伝熱層13B上に積層されるビルドアップ層20A,20Bと、表側のビルドアップ層20Aの最外部に設けられて電子部品80が実装される電子部品実装部80Jと、を有し、伝熱用貫通孔16として、回路基板10の厚み方向から見たときに電子部品実装部80Jの外側に配置され、且つ、ガラスクロス70を形成する縦糸71A又は横糸71Bと交差する方向に延びる外側伝熱用貫通孔16Sを有する。【選択図】図2 |
---|---|
AbstractList | PROBLEM TO BE SOLVED: To provide a circuit board capable of suppressing warpage of a core substrate including a glass cloth, and a method of manufacturing the same.SOLUTION: A circuit board 10 of the present invention includes: a core substrate 11 including a glass cloth 70; conductor heat transfer layers 13A and 13B formed on both front and rear sides of the core substrate 11 respectively; through hole heat transfer conductors 17 which are formed by filling heat-transferring through holes 16 penetrating the core substrate 11 with plating and connect the conductor heat transfer layers 13A and 13B to each other; build-up layers 20A and 20B laminated on the conductor heat transfer layers 13A and 13B; and an electronic component mounting part 80J which is provided at the outermost part of the build-up layer 20A on the front side and on which an electronic component 80 is mounted. The heat-transferring through holes 16 include outside heat-transferring through holes 16S which are arranged outside the electronic component mounting part 80J when viewed from the thickness direction of the circuit board 10 and extend in a direction intersecting warp 71A and weft 71B forming the glass cloth 70.SELECTED DRAWING: Figure 2
【課題】ガラスクロスを含むコア基板の反りを抑制可能な回路基板及びその製造方法の提供を目的とする。【解決手段】本発明の回路基板10は、ガラスクロス70を含むコア基板11と、コア基板11の表側と裏側の両方にそれぞれ形成される導体伝熱層13Bと、コア基板を貫通する伝熱用貫通孔16にめっきを充填してなり、導体伝熱層13B,13B同士の間を接続するスルーホール伝熱導体17と、導体伝熱層13B上に積層されるビルドアップ層20A,20Bと、表側のビルドアップ層20Aの最外部に設けられて電子部品80が実装される電子部品実装部80Jと、を有し、伝熱用貫通孔16として、回路基板10の厚み方向から見たときに電子部品実装部80Jの外側に配置され、且つ、ガラスクロス70を形成する縦糸71A又は横糸71Bと交差する方向に延びる外側伝熱用貫通孔16Sを有する。【選択図】図2 |
Author | WATANABE TOMOKAZU TAKAGI KOTARO ASANO KOJI |
Author_xml | – fullname: TAKAGI KOTARO – fullname: WATANABE TOMOKAZU – fullname: ASANO KOJI |
BookMark | eNrjYmDJy89L5WQwd_YMcg71DFFw8ncMclFw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXQFHJw8CalphTnMoLpbkZlNxcQ5w9dFML8uNTiwsSk1PzUkvivQKMDAzNDUxMLUzMHI2JUgQAc6gqLQ |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | 回路基板及び回路基板の製造方法 |
ExternalDocumentID | JP2017045846A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JP2017045846A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 11:40:56 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English Japanese |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JP2017045846A3 |
Notes | Application Number: JP20150166898 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170302&DB=EPODOC&CC=JP&NR=2017045846A |
ParticipantIDs | epo_espacenet_JP2017045846A |
PublicationCentury | 2000 |
PublicationDate | 20170302 |
PublicationDateYYYYMMDD | 2017-03-02 |
PublicationDate_xml | – month: 03 year: 2017 text: 20170302 day: 02 |
PublicationDecade | 2010 |
PublicationYear | 2017 |
RelatedCompanies | IBIDEN CO LTD |
RelatedCompanies_xml | – name: IBIDEN CO LTD |
Score | 3.1942444 |
Snippet | PROBLEM TO BE SOLVED: To provide a circuit board capable of suppressing warpage of a core substrate including a glass cloth, and a method of manufacturing the... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
Title | CIRCUIT BOARD AND METHOD OF MANUFACTURING CIRCUIT BOARD |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170302&DB=EPODOC&locale=&CC=JP&NR=2017045846A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8JhT1DedijqVINK3ou2yVh-GdElLN-gHo5W9jSRmMIVtuIp_3yR2Ol_2lI8LxyXkcknuC-DOwzrApNe1sSOYjTHDNnOkY7uuUKXrCWZSsiSpF5d4OO6OG_C-9oUxcUK_THBExVFC8Xtlzuvl3ycWNbaVq3s-U12L56joUat-HTt6_7oW7ffCPKMZsQjpDXMrHf3AtE7QC3ZgV92jfc0O4Utfu6UsN2VKdAR7uUI3r46h8cZacEDWqddasJ_UGm9VrZlvdQI-GYxIOShQPwtGFAUpRUlYxBlFWYSSIC2jgBSltm5A_0aewm0UFiS2FQWT3_lOhvkGtZ0zaM4Xc3kO6OFJdNwuk8KTr1j4nPvy0RHTqeTc8TkTF9DeguhyK7QNh7plrKvcK2hWH5_yWonbit-YZfoGbjl-aA |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NS8MwFH_MKc6bTkWdH0Gkt6LtulYPRbqkpZvrB6OV3UYSM1BhG67iv28SN52XnRLywiMJ-eUleV8AN66jAky6HdOxODUdhzomtYRl2jaXpe1yqlOyJKkbl05_1BnV4H3lC6PjhH7p4IgSUVzivdLn9fzvE4to28rFLXuVTbPHqPCJsXwdW2r_2gbp-mGekQwbGPv93EiHPzSlE3SDLdiWd2xPwSF87iq3lPm6TIn2YSeX7KbVAdTeaBMaeJV6rQm7yVLjLatL8C0OwcO9IS57BepmwZCgICUoCYs4IyiLUBKkZRTgolTWDehfzyO4jsICx6Ycwfh3vuN-vjba9jHUp7OpOAF098DbdocK7ooXh3uMeeLe4pOJYMzyGOWn0NrA6Gwj9QoacZEMxoNe-tSCPUXRllb2OdSrj09xIUVvxS71kn0Dh2yBWw |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=CIRCUIT+BOARD+AND+METHOD+OF+MANUFACTURING+CIRCUIT+BOARD&rft.inventor=TAKAGI+KOTARO&rft.inventor=WATANABE+TOMOKAZU&rft.inventor=ASANO+KOJI&rft.date=2017-03-02&rft.externalDBID=A&rft.externalDocID=JP2017045846A |