METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device.SOLUTION: A method for manufacturing a semiconductor device is provided, which includes steps of: preparing a semiconductor substrate 1S having a silicon nitride film on the back surface thereof; forming an interlayer insulation...

Full description

Saved in:
Bibliographic Details
Main Authors HORIKOSHI KOTARO, SHOJI KENICHI, OCHI TAKANORI, HOTTA KATSUHIKO, TAKAHASHI TOSHIYUKI, MAEJIMA KIYOSHI
Format Patent
LanguageEnglish
Japanese
Published 05.01.2017
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device.SOLUTION: A method for manufacturing a semiconductor device is provided, which includes steps of: preparing a semiconductor substrate 1S having a silicon nitride film on the back surface thereof; forming an interlayer insulation film having a via hole VH on a major surface of the semiconductor substrate; selectively forming a via fill PR2 in the via hole; then performing a wafer back surface cleaning 3 to expose a surface of the silicon nitride film formed on the back surface of the semiconductor substrate; and then forming a photoresist film PR3 comprising a chemically amplified resist on the interlayer insulation film and the via fill PR2 on the major surface of the semiconductor substrate. In the period after finishing the wafer back surface cleaning and starting the formation of the photoresist film, the semiconductor substrate is stored in an atmosphere having an ammonium ion concentration of 1000 μg/mor less.SELECTED DRAWING: Figure 2 【課題】半導体装置の信頼性を向上させる。【解決手段】半導体装置の製造方法は、裏面に窒化シリコン膜を有する半導体基板1Sを用意し、半導体基板の主面上にビアホールVHを有する層間絶縁膜を形成し、ビアホール内に選択的にビアフィルPR2を形成する。次に、半導体基板の裏面に形成された窒化シリコン膜の表面を露出させるウエハ裏面洗浄3を実施した後、半導体基板の主面上の層間絶縁膜およびビアフィルPR2上に化学増幅型レジストからなるフォトレジスト膜PR3を形成するが、その間、半導体基板をアンモニウムイオン濃度が1000μg/m3以下の雰囲気に保存する。【選択図】図2
AbstractList PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device.SOLUTION: A method for manufacturing a semiconductor device is provided, which includes steps of: preparing a semiconductor substrate 1S having a silicon nitride film on the back surface thereof; forming an interlayer insulation film having a via hole VH on a major surface of the semiconductor substrate; selectively forming a via fill PR2 in the via hole; then performing a wafer back surface cleaning 3 to expose a surface of the silicon nitride film formed on the back surface of the semiconductor substrate; and then forming a photoresist film PR3 comprising a chemically amplified resist on the interlayer insulation film and the via fill PR2 on the major surface of the semiconductor substrate. In the period after finishing the wafer back surface cleaning and starting the formation of the photoresist film, the semiconductor substrate is stored in an atmosphere having an ammonium ion concentration of 1000 μg/mor less.SELECTED DRAWING: Figure 2 【課題】半導体装置の信頼性を向上させる。【解決手段】半導体装置の製造方法は、裏面に窒化シリコン膜を有する半導体基板1Sを用意し、半導体基板の主面上にビアホールVHを有する層間絶縁膜を形成し、ビアホール内に選択的にビアフィルPR2を形成する。次に、半導体基板の裏面に形成された窒化シリコン膜の表面を露出させるウエハ裏面洗浄3を実施した後、半導体基板の主面上の層間絶縁膜およびビアフィルPR2上に化学増幅型レジストからなるフォトレジスト膜PR3を形成するが、その間、半導体基板をアンモニウムイオン濃度が1000μg/m3以下の雰囲気に保存する。【選択図】図2
Author TAKAHASHI TOSHIYUKI
HORIKOSHI KOTARO
MAEJIMA KIYOSHI
HOTTA KATSUHIKO
OCHI TAKANORI
SHOJI KENICHI
Author_xml – fullname: HORIKOSHI KOTARO
– fullname: SHOJI KENICHI
– fullname: OCHI TAKANORI
– fullname: HOTTA KATSUHIKO
– fullname: TAKAHASHI TOSHIYUKI
– fullname: MAEJIMA KIYOSHI
BookMark eNrjYmDJy89L5WTQ9XUN8fB3UXDzD1LwdfQLdXN0DgkN8vRzVwh29fV09vdzCXUOAcq5uIZ5OrvyMLCmJeYUp_JCaW4GJTfXEGcP3dSC_PjU4oLE5NS81JJ4rwAjA0NzAwNjCyMTR2OiFAEADj0nxw
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
DocumentTitleAlternate 半導体装置の製造方法
ExternalDocumentID JP2017003824A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2017003824A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:47:14 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2017003824A3
Notes Application Number: JP20150118656
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170105&DB=EPODOC&CC=JP&NR=2017003824A
ParticipantIDs epo_espacenet_JP2017003824A
PublicationCentury 2000
PublicationDate 20170105
PublicationDateYYYYMMDD 2017-01-05
PublicationDate_xml – month: 01
  year: 2017
  text: 20170105
  day: 05
PublicationDecade 2010
PublicationYear 2017
RelatedCompanies RENESAS ELECTRONICS CORP
RelatedCompanies_xml – name: RENESAS ELECTRONICS CORP
Score 3.1863234
Snippet PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device.SOLUTION: A method for manufacturing a semiconductor device is provided, which includes...
SourceID epo
SourceType Open Access Repository
SubjectTerms APPARATUS SPECIALLY ADAPTED THEREFOR
BASIC ELECTRIC ELEMENTS
CINEMATOGRAPHY
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
ELECTROGRAPHY
HOLOGRAPHY
MATERIALS THEREFOR
ORIGINALS THEREFOR
PHOTOGRAPHY
PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES
PHYSICS
SEMICONDUCTOR DEVICES
Title METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170105&DB=EPODOC&locale=&CC=JP&NR=2017003824A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3PS8MwFH7M-fOmU1GnUkR6G6Zdu_ZSZEtS6mBt0XbsNpo0gylsw1b8903ipjvtmDx4JA--JC_53heAx1nh2MJmSuhWIJmguKLDGPck4rlTIm5bJdcE2bgX5c5w4k4a8LGphdE6od9aHFEiiku813q9Xv1fYhHNraye2Fx2LZ_DLCDmOjtW4uLINckgoGlCEmxiHAxTM379taGubzv9PdiX52hPwYGOB6osZbW9p4SncJBKd4v6DBrvRQuO8ebrtRYcjdYv3i041BRNXsnONQyrc-iMaBYlxJAZnDHqx3nYx1muaA3GmwprEpMcZ9JG6PgF0wt4CGmGo44cwfRvvtNhujXa7iU0F8uFuAKD92aW53PuKkkc3-OsFK5VcI6YKNgMWdfQ3uHoZqe1DSeqpS8X3Fto1p9f4k5utzW712H6AQX6fxM
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gfuCbokTFj8WYvS1uY2N7IQbaLQPZR3QjvJG1K4maDCIz_vu2FZQnXnvJ5XrJr9e73v0K8DDPLZOZRBDdMp0nKDbTCKEORzy1Cp2aRkFlg2zUDTJrNLWnNfjYzMJIntBvSY7IEUU53it5Xi__i1hY9lauHskbX1o8-WkPq-vsWJCL67aKBz0viXGMVIR6o0SNXn5lesc1rf4e7PM7tiPg4E0GYixluR1T_BM4SLi6sjqF2nvehAbafL3WhKNw_eLdhEPZoklXfHENw9UZaKGXBjFWeAanhP0o8_sozURbg_Iq3BpHOEMpl2FvMkTeOdz7XooCjVsw-9vvbJRsWdtpQb1clOwCFNqdG45LqS0ocVyHkoLZRk6pTlhO5rpxCe0diq52Su-gEaTheDYeRs9tOBYSWWiwr6FefX6xGx56K3IrXfYDJyWCBg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+FOR+MANUFACTURING+SEMICONDUCTOR+DEVICE&rft.inventor=HORIKOSHI+KOTARO&rft.inventor=SHOJI+KENICHI&rft.inventor=OCHI+TAKANORI&rft.inventor=HOTTA+KATSUHIKO&rft.inventor=TAKAHASHI+TOSHIYUKI&rft.inventor=MAEJIMA+KIYOSHI&rft.date=2017-01-05&rft.externalDBID=A&rft.externalDocID=JP2017003824A