WIRING BOARD AND MANUFACTURING METHOD FOR WIRING BOARD
PROBLEM TO BE SOLVED: To provide a wiring board that is able to improve reliability in connection between wiring layers.SOLUTION: A wiring board 10 has: a wiring layer 11; an insulation layer 21 covering the upper face 11A and side faces of the wiring layer 11 and exposing the lower face 11B of the...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
08.12.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | PROBLEM TO BE SOLVED: To provide a wiring board that is able to improve reliability in connection between wiring layers.SOLUTION: A wiring board 10 has: a wiring layer 11; an insulation layer 21 covering the upper face 11A and side faces of the wiring layer 11 and exposing the lower face 11B of the wiring layer 11; an insulation layer 22 stacked on the upper face 21A of the insulation layer 21; and an insulation layer 23 stacked on the upper face 22A of the insulation layer 22. The wiring board 10 has: opening parts 22X, 23X extending through the insulation layers 22, 23, and exposing part of the upper face 21A of the insulation layer 21; and chip capacitor 30 mounted on the upper face 21A of the insulation layer 21 exposed from the opening parts 22X, 23X. The wiring board 10 also has: an insulation layer 24 filling the opening parts 22X, 23X and covering the entire upper face 23A of the insulation layer 23 and the chip capacitor 30; and a wiring layer 14 electrically connected to the wiring layer 13 incorporated in the insulation layers 22, 23 via a veer wiring extending through the insulation layers 23, 24, and stacked on the upper face 24A of the insulation layer 24.SELECTED DRAWING: Figure 1
【課題】配線層間の接続信頼性を向上させることができる配線基板を提供する。【解決手段】配線基板10は、配線層11と、配線層11の上面11A及び側面を被覆し、配線層11の下面11Bを露出する絶縁層21と、絶縁層21の上面21Aに積層された絶縁層22と、絶縁層22の上面22Aに積層された絶縁層23とを有する。配線基板10は、絶縁層22,23を貫通して絶縁層21の上面21Aの一部を露出する開口部22X,23Xと、その開口部22X,23Xから露出する絶縁層21の上面21Aに搭載されたチップキャパシタ30とを有する。配線基板10は、開口部22X,23Xを充填し、絶縁層23の上面23A全面及びチップキャパシタ30を被覆する絶縁層24と、絶縁層23,24を貫通するビア配線を介して、絶縁層22,23に内蔵された配線層13と電気的に接続され、絶縁層24の上面24Aに積層された配線層14と、を有する。【選択図】図1 |
---|---|
Bibliography: | Application Number: JP20150091513 |