SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a semiconductor substrate and a semiconductor device, which achieve less warpage.SOLUTION: A semiconductor substrate is formed by setting a rocking curve half width of a (002) plane of an AlN layer 12 measured by X-ray diffraction at not greater than 1500 seconds whe...

Full description

Saved in:
Bibliographic Details
Main Authors KITAMURA TAKAMITSU, NAKADA TAKESHI, YUI KEIICHI, MAKABE ISAO
Format Patent
LanguageEnglish
Japanese
Published 25.08.2016
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To provide a semiconductor substrate and a semiconductor device, which achieve less warpage.SOLUTION: A semiconductor substrate is formed by setting a rocking curve half width of a (002) plane of an AlN layer 12 measured by X-ray diffraction at not greater than 1500 seconds when a GaN-based semiconductor layer 14 is formed via the AlN layer 12 formed on top of a SiC substrate 10, and by forming the GaN-based semiconductor layer 14 on the AlN layer 12 to make compression stress occur on the GaN-based semiconductor layer 14 on the AlN layer 12 which has improved crystallinity.SELECTED DRAWING: Figure 1 【課題】反りの小さな半導体基板および半導体装置を提供する。【解決手段】Si基板10上に接して形成したAlN層12を介してGaN系半導体層14を形成するに際し、前記AlN層12のX線回折による(002)面のロッキングカーブ半値幅を1500秒以下とし、前記AlN層12上にGaN系半導体層14を形成することにより結晶性を向上させた前記AlN層12上のGaN系半導体層14に圧縮応力が生じるようにして半導体基板を形成することによる。【選択図】図1
AbstractList PROBLEM TO BE SOLVED: To provide a semiconductor substrate and a semiconductor device, which achieve less warpage.SOLUTION: A semiconductor substrate is formed by setting a rocking curve half width of a (002) plane of an AlN layer 12 measured by X-ray diffraction at not greater than 1500 seconds when a GaN-based semiconductor layer 14 is formed via the AlN layer 12 formed on top of a SiC substrate 10, and by forming the GaN-based semiconductor layer 14 on the AlN layer 12 to make compression stress occur on the GaN-based semiconductor layer 14 on the AlN layer 12 which has improved crystallinity.SELECTED DRAWING: Figure 1 【課題】反りの小さな半導体基板および半導体装置を提供する。【解決手段】Si基板10上に接して形成したAlN層12を介してGaN系半導体層14を形成するに際し、前記AlN層12のX線回折による(002)面のロッキングカーブ半値幅を1500秒以下とし、前記AlN層12上にGaN系半導体層14を形成することにより結晶性を向上させた前記AlN層12上のGaN系半導体層14に圧縮応力が生じるようにして半導体基板を形成することによる。【選択図】図1
Author YUI KEIICHI
KITAMURA TAKAMITSU
NAKADA TAKESHI
MAKABE ISAO
Author_xml – fullname: KITAMURA TAKAMITSU
– fullname: NAKADA TAKESHI
– fullname: YUI KEIICHI
– fullname: MAKABE ISAO
BookMark eNrjYmDJy89L5WQwCHb19XT293MJdQ7xD1IIDnUKDglyDHFVcPRzUUCVc3EN83R25WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgaGZoamJkZGho7GRCkCAJmtKLc
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 半導体基板および半導体装置
ExternalDocumentID JP2016154221A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2016154221A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:39:44 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2016154221A3
Notes Application Number: JP20160007363
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160825&DB=EPODOC&CC=JP&NR=2016154221A
ParticipantIDs epo_espacenet_JP2016154221A
PublicationCentury 2000
PublicationDate 20160825
PublicationDateYYYYMMDD 2016-08-25
PublicationDate_xml – month: 08
  year: 2016
  text: 20160825
  day: 25
PublicationDecade 2010
PublicationYear 2016
RelatedCompanies SUMITOMO ELECTRIC IND LTD
RelatedCompanies_xml – name: SUMITOMO ELECTRIC IND LTD
Score 3.1671417
Snippet PROBLEM TO BE SOLVED: To provide a semiconductor substrate and a semiconductor device, which achieve less warpage.SOLUTION: A semiconductor substrate is formed...
SourceID epo
SourceType Open Access Repository
SubjectTerms AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUSPOLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE
APPARATUS THEREFOR
BASIC ELECTRIC ELEMENTS
CHEMICAL SURFACE TREATMENT
CHEMISTRY
COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
COATING MATERIAL WITH METALLIC MATERIAL
COATING METALLIC MATERIAL
CRYSTAL GROWTH
DIFFUSION TREATMENT OF METALLIC MATERIAL
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL
METALLURGY
PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITHDEFINED STRUCTURE
REFINING BY ZONE-MELTING OF MATERIAL
SEMICONDUCTOR DEVICES
SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITHDEFINED STRUCTURE
SINGLE-CRYSTAL-GROWTH
SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION
UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL ORUNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL
Title SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160825&DB=EPODOC&locale=&CC=JP&NR=2016154221A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8JhT1DedijqVItK3Yrt-rQ9F1iRlFmzL1o69jaa2oEI3XMW_76V0Ol_2luTgkju4zyR3AA8l6jhVLYaKXTqlYnC7UJzM4Yqd6Tl_1UvhZYvXFqE1To1gbs478LH5C9PUCf1uiiOiROUo73Wjr1d_SSzavK1cP_I3XFo--YlL5TY61iwR8cjUc1kc0YjIhLhBLIeTBobewmCgjfZgX_jRotA-m3niW8pq26b4J3AQI7qqPoXOe9aDI7JpvdaDw5f2xhuHrfCtz0CdCp5FIU1JEk2kaeqJhscJk0Yhlf7DKJs9E3YO9z5LyFjBrRe_hC6CeOuY-gV0q2VVXILELb3IDbUc5nppIIEZ8tUoMLbR0bsxDe0K-jsQXe-E9uFYzESadGDeQLf-_Cpu0c7W_K7hzw8bknwP
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSQOWcQYGqRa65mmWabomSeapupaJlkm65onGyUkpxmmgVjZotYWfmUeoiVeEaQQTQzZsLwz4nNBy8OGIwByVDMzvJeDyugAxiOUCXltZrJ-UCRTKt3cLsXVRg_aODc1APR41Fydb1wB_F39nNWdnW68ANb8gsBywtWBkZOjIzMBqDuwTgvtKYU6gbSkFyHWKmyADWwDQuLwSIQamrERhBk5n2NVrwgwcvtAZbyATmvmKRRgMgkFh5u_nEuoc4h-kEBzqBLrwOMRVwdHPRQFVzsU1zNPZVZRByc01xNlDF2h1PNyj8V4BSM40FmNgycvPS5VgUEgyM05NNjFIs0g2TjMBejARGK4mqcC-jTGwdWNqYijJII3HICm8svIMnB4hvj7xPp5-3tIMXCAZ0JCpkakMA0tJUWmqLLDOLUmSA4cVAA0cfvk
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+SUBSTRATE+AND+SEMICONDUCTOR+DEVICE&rft.inventor=KITAMURA+TAKAMITSU&rft.inventor=NAKADA+TAKESHI&rft.inventor=YUI+KEIICHI&rft.inventor=MAKABE+ISAO&rft.date=2016-08-25&rft.externalDBID=A&rft.externalDocID=JP2016154221A