ELECTRONIC COMPONENT BUILT-IN WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME

PROBLEM TO BE SOLVED: To provide an electronic component built-in wiring board capable of improving the reliability of a built-in electronic component.SOLUTION: An electronic component built-in wiring board comprises: an insulating base material including a wiring circuit pattern including a thermos...

Full description

Saved in:
Bibliographic Details
Main Authors NAGANO NORIKO, KIYOTA YASUHIRO
Format Patent
LanguageEnglish
Japanese
Published 22.08.2016
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:PROBLEM TO BE SOLVED: To provide an electronic component built-in wiring board capable of improving the reliability of a built-in electronic component.SOLUTION: An electronic component built-in wiring board comprises: an insulating base material including a wiring circuit pattern including a thermosetting resin and formed on at least one surface thereof, and a via hole conductor 3 composed of a plating layer electrically connected to the wiring circuit pattern; and an electronic component 4 which is embedded in the insulating base material and includes a ceramic body 5 and an external electrode 6 provided in a part of the ceramic body 5, and in which the external electrode 6 is connected to the via hole conductor 3. The external electrode 6 includes a base electrode 6a, a nickel plating layer 6b1 covering the base electrode 6a, and a copper plating layer 6b2 covering the nickel plating layer 6b1. The copper plating layer 6b2 includes a region 7 a part of which has been subjected to etching treatment, and is connected to the via hole conductor 3 in the region 7.SELECTED DRAWING: Figure 3 【課題】 内蔵した電子部品の信頼性が向上した電子部品内蔵型配線基板を提供する。【解決手段】 電子部品内蔵型配線基板であって、熱硬化性樹脂を含む、少なくとも一方の表面に形成された配線回路パターンと配線回路パターンと電気的に接続されためっき層からなるビアホール導体3とを有する絶縁基材と、絶縁基材内に埋設された、セラミック本体5とセラミック本体5の一部に設けられた外部電極6とを有しており、外部電極6がビアホール導体3と接続された電子部品4とを備えており、外部電極6は、下地電極6aと下地電極6aを覆っているニッケルめっき層6b1およびニッケルめっき層6b1を覆っている銅めっき層6b2とを含んでおり、銅めっき層6b2が表面の一部にエッチング処理された領域7を有しており、エッチング処理された領域7でビアホール3と接続されている。【選択図】 図3
Bibliography:Application Number: JP20150028684