VOLTAGE TRANSFER CIRCUIT, VOLTAGE TRANSMISSION CIRCUIT, AND VOLTAGE RECEPTION CIRCUIT
PROBLEM TO BE SOLVED: To allow a voltage transfer circuit constituted of a multiplexer for selectively transferring a positive pole voltage and a negative pole voltage of +VDD to -VDD and a multiplexer for outputting the transferred positive pole voltage and negative pole voltage to a positive pole...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
01.02.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | PROBLEM TO BE SOLVED: To allow a voltage transfer circuit constituted of a multiplexer for selectively transferring a positive pole voltage and a negative pole voltage of +VDD to -VDD and a multiplexer for outputting the transferred positive pole voltage and negative pole voltage to a positive pole output and a negative pole output, respectively to be constituted of a pixel that takes |VDD| instead of 2|VDD| as a breakdown voltage.SOLUTION: When transferring a positive pole voltage, a negative pole voltage is shut off from an input of a multiplexer, and the multiplexer and a demultiplexer are controlled by control signals having potentials of 0 V to +VDD, respectively, and the positive pole voltage is outputted to a positive pole output of the demultiplexer. When transferring the negative pole voltage, the positive pole voltage is shut off from the input of the multiplexer, and the multiplexer and the demultiplexer are controlled by control signals having potentials of -VDD to 0 V, respectively, and the negative pole voltage is outputted to the negative pole output of the demultiplexer.SELECTED DRAWING: Figure 1
【課題】+VDD〜−VDDの正極電圧と負極電圧を選択的に伝送するマルチプレクサと、伝送された正極電圧と負極電圧をそれぞれ正極出力と負極出力とに出力するデマルチプレクサとによって構成される電圧伝送回路を、2|VDD|ではなく|VDD|を耐圧とする素子で構成する。【解決手段】正極電圧を伝送するときは、マルチプレクサの入力から負極電圧を遮断し、マルチプレクサとデマルチプレクサをそれぞれ0V〜+VDDの電位を持つ制御信号で制御して、デマルチプレクサの正極出力に前記正極電圧を出力する。負極電圧を伝送するときは、マルチプレクサの入力から正極電圧を遮断し、マルチプレクサとデマルチプレクサをそれぞれ−VDD〜0Vの電位を持つ制御信号で制御して、デマルチプレクサの負極出力に前記負極電圧を出力する。【選択図】図1 |
---|---|
Bibliography: | Application Number: JP20140143186 |