SEMICONDUCTOR MEMORY AND CONTROL METHOD FOR THE SAME

PROBLEM TO BE SOLVED: To provide a countermeasure technique against heat that takes into account local temperature distribution at the time of actual operation.SOLUTION: A semiconductor memory comprises: a memory cell array that is provided with a plurality of blocks disposed in a matrix of n×m (whe...

Full description

Saved in:
Bibliographic Details
Main Authors MITANI YUICHIRO, TODA HARUKI, MUROOKA KENICHI, TORIYAMA SHUICHI, HIGASHI YUSUKE, TAKASE SATORU
Format Patent
LanguageEnglish
Published 05.09.2013
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:PROBLEM TO BE SOLVED: To provide a countermeasure technique against heat that takes into account local temperature distribution at the time of actual operation.SOLUTION: A semiconductor memory comprises: a memory cell array that is provided with a plurality of blocks disposed in a matrix of n×m (where both of n and m are natural numbers equal to or more than 2) and allows respective ones of the plurality of blocks to independently perform operation of writing, reading or erasure; and a control section that performs a first cycle for performing the operation of writing, reading or erasure with respect to a first block out of the plurality of blocks and performs a second cycle for setting the inside of a range with a constant distance from the first block to a selection prohibition region, setting regions other than a selection region out of the plurality of blocks to a second block and performing the operation of writing, reading or erasure with respect to the second block until temperature relaxation time for relaxing a temperature in and around the first block increased by performing the first cycle elapses.
Bibliography:Application Number: JP20120038567