FEW-TERMINAL MICROCOMPUTER AND INSPECTION METHOD THEREOF

PROBLEM TO BE SOLVED: To provide a few-terminal microcomputer enabling short-time inspection, and an inspection method thereof.SOLUTION: A few-terminal microcomputer includes input terminals P1i and P2i and output terminals P1o and P2o that are arranged with a smaller number than the number of opera...

Full description

Saved in:
Bibliographic Details
Main Author NASU TADASHI
Format Patent
LanguageEnglish
Published 12.01.2012
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:PROBLEM TO BE SOLVED: To provide a few-terminal microcomputer enabling short-time inspection, and an inspection method thereof.SOLUTION: A few-terminal microcomputer includes input terminals P1i and P2i and output terminals P1o and P2o that are arranged with a smaller number than the number of operating bits in a CPU 71, and is configured such that each of the input terminals P1i and P2i can independently input its serial data and each of the output terminals P1o and P2o can independently output its serial data in a test mode and a user mode. The few-terminal microcomputer 100 includes an input conversion circuit 10i that is inserted into an input path in the test mode located between an input mode switching circuit 74i and an input circuit 73i, for converting serial data of 3-or-more multilevel code to be input into serial data of binary code processable in the input circuit 73i and outputting the converted serial data.
Bibliography:Application Number: JP20100146287