GATE SELECTION CIRCUIT OF LIQUID CRYSTAL PANEL, ACCUMULATING CAPACITY DRIVING CIRCUIT, DRIVING DEVICE, AND DRIVING METHOD
PROBLEM TO BE SOLVED: To decrease the scale of a circuit in the gate selection circuit of an active matrix liquid crystal panel. SOLUTION: A plurality of clock signals Ck1/Ck2/Ck3/Ck4 are generated by a clock generation circuit 110. A shift register is formed of a plurality of latch circuits LA1(LA1...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
08.09.2011
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | PROBLEM TO BE SOLVED: To decrease the scale of a circuit in the gate selection circuit of an active matrix liquid crystal panel. SOLUTION: A plurality of clock signals Ck1/Ck2/Ck3/Ck4 are generated by a clock generation circuit 110. A shift register is formed of a plurality of latch circuits LA1(LA11to LA1n) and holding information Gdata is shifted in synchronization with enable clock signals Enable1/Enable2. Then, in a switch circuit SW1(SW11to SW1m), the plurality of clock signals Ck1/Ck2/Ck3/Ck4 are sequentially output as gate selection signals Gate , Gate , Gate , Gate , ..., Gate in accordance with output signals Q1, Q3, ... of the latch circuits LA1(LA11to LA1n). COPYRIGHT: (C)2011,JPO&INPIT |
---|---|
Bibliography: | Application Number: JP20100040633 |