MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
PROBLEM TO BE SOLVED: To provide a technique for improving manufacturing yield of a semiconductor device by suppressing dust generation because of friction between a wafer attracted to a stage by electrostatic chuck and a stage. SOLUTION: When the wafer is mounted on a top surface of the stage havin...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
11.03.2010
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PROBLEM TO BE SOLVED: To provide a technique for improving manufacturing yield of a semiconductor device by suppressing dust generation because of friction between a wafer attracted to a stage by electrostatic chuck and a stage. SOLUTION: When the wafer is mounted on a top surface of the stage having an electrostatic chuck function to cool the wafer at a temperature of 50°C or more to a temperature lower than 50°C, voltage applied to an internal electrode provided to the stage is increased gradually, and a contact area between a rear surface of the wafer and the top surface of the stage is increased gradually, and at last the chuck voltage is applied to the internal electrode to cause the entire rear surface of the wafer to be attracted to the top surface of the stage, thereby flaw generated on the top surface of the stage because of friction between the rear surface of the wafer and the top surface of the stage is decreased. COPYRIGHT: (C)2010,JPO&INPIT |
---|---|
AbstractList | PROBLEM TO BE SOLVED: To provide a technique for improving manufacturing yield of a semiconductor device by suppressing dust generation because of friction between a wafer attracted to a stage by electrostatic chuck and a stage. SOLUTION: When the wafer is mounted on a top surface of the stage having an electrostatic chuck function to cool the wafer at a temperature of 50°C or more to a temperature lower than 50°C, voltage applied to an internal electrode provided to the stage is increased gradually, and a contact area between a rear surface of the wafer and the top surface of the stage is increased gradually, and at last the chuck voltage is applied to the internal electrode to cause the entire rear surface of the wafer to be attracted to the top surface of the stage, thereby flaw generated on the top surface of the stage because of friction between the rear surface of the wafer and the top surface of the stage is decreased. COPYRIGHT: (C)2010,JPO&INPIT |
Author | SUZUKI SHUSUKE HARANO YUICHI |
Author_xml | – fullname: HARANO YUICHI – fullname: SUZUKI SHUSUKE |
BookMark | eNrjYmDJy89L5WTQ8XX0C3VzdA4JDfL0c1fwdQ3x8HdR8HdTCHb19XT293MJdQ7xD1JwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoYGBqZmxqbGjsZEKQIA478ncA |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | JP2010056353A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JP2010056353A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 11:46:12 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JP2010056353A3 |
Notes | Application Number: JP20080220638 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100311&DB=EPODOC&CC=JP&NR=2010056353A |
ParticipantIDs | epo_espacenet_JP2010056353A |
PublicationCentury | 2000 |
PublicationDate | 20100311 |
PublicationDateYYYYMMDD | 2010-03-11 |
PublicationDate_xml | – month: 03 year: 2010 text: 20100311 day: 11 |
PublicationDecade | 2010 |
PublicationYear | 2010 |
RelatedCompanies | RENESAS TECHNOLOGY CORP |
RelatedCompanies_xml | – name: RENESAS TECHNOLOGY CORP |
Score | 2.7638545 |
Snippet | PROBLEM TO BE SOLVED: To provide a technique for improving manufacturing yield of a semiconductor device by suppressing dust generation because of friction... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100311&DB=EPODOC&locale=&CC=JP&NR=2010056353A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOpYj0ySKx7do-FOmSllroB7MdextJm4IIc7iK_75J1-me9hZycEmO_HK55D4AHqratinXLa1kxkgzqrLS7JLWmsWfHWo6wiRqa0bGySgsjGhmznrwsYmFafOE_rTJEQWiSoH3pj2vl_-PWKT1rVw9sXfR9fkS5C5RO-sYyT2KVDJ2_SwlKVYxdqNMTSZrmim0q-7twb64R1sSDv50LMNSlts6JTiBg0ywWzSn0OOLARzhTem1ARzG3Y-3aHbgW53BY-wlReDhvJAeDErs52FKlDRQ3qQs04QUOE8nCvGnr9g_h_vAz3GoiWHnf4ucR9nWFPUL6Avrn1-CYlsMIWpQzg1hSTm1ww2HSayxyqGoYlcw3MHoeid1CMfrz3BdQ-gG-s3XN78VOrZhd61sfgGWAHua |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT4MwEL_MaZxvOjXq_CDG8CQxFRjwQAxrIQzHRyYseyMUSmJM5uIw_vsWxnRPe2t6ybW99NfrtfcB8FCUup4xWZNyqgwlpcgLSc-zUtLYs5GpBjeJmpqRfjB0E8Wbq_MOfGxiYZo8oT9NckSOqJzjvWrO6-X_IxZpfCtXT_Sdd32-OLFJxNY6RvUeRSIZmXYUkhCLGJteJAbTNU3l2lW29mCf37G1Gg72bFSHpSy3dYpzDAcRZ7eoTqDDFn3o4U3ptT4c-u2PN2-24FudwqNvBYlj4TipPRgE347dkAihI7zVsgwDkuA4nArEno2xfQb3jh1jV-LDpn-LTL1oa4ryOXS59c8uQNA1ilCmZIwp3JIySoMpBq2xRgsjQwW9hMEORlc7qXfQc2N_kk7GwesAjtYf47KE0DV0q69vdsP1bUVvGzn9Ao18fo0 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=MANUFACTURING+METHOD+OF+SEMICONDUCTOR+DEVICE&rft.inventor=HARANO+YUICHI&rft.inventor=SUZUKI+SHUSUKE&rft.date=2010-03-11&rft.externalDBID=A&rft.externalDocID=JP2010056353A |