SUBSTRATE WITHOUT CORE LAYER AND ITS MANUFACTURING METHOD
PROBLEM TO BE SOLVED: To provide a substrate without a core layer with a signal transfer property improved due to the fact that an inner via-hole has become unnecessary, and to provide its manufacturing method. SOLUTION: The manufacturing method for the substrate without a core layer comprises (a) a...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
26.04.2007
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PROBLEM TO BE SOLVED: To provide a substrate without a core layer with a signal transfer property improved due to the fact that an inner via-hole has become unnecessary, and to provide its manufacturing method. SOLUTION: The manufacturing method for the substrate without a core layer comprises (a) a step to form an insulating layer on the whole surface of a metallic sheet, (b) a step to form a via-hole on the insulating layer for interlayer electrical connection between the metallic sheet and other layer surface, and (c) a step to form many projected functional pads by etching the metallic sheet. The substrate without a core layer and its manufacturing method has a positive effect to improve the signal transfer property since the inner via-hole is unnecessary. COPYRIGHT: (C)2007,JPO&INPIT |
---|---|
AbstractList | PROBLEM TO BE SOLVED: To provide a substrate without a core layer with a signal transfer property improved due to the fact that an inner via-hole has become unnecessary, and to provide its manufacturing method. SOLUTION: The manufacturing method for the substrate without a core layer comprises (a) a step to form an insulating layer on the whole surface of a metallic sheet, (b) a step to form a via-hole on the insulating layer for interlayer electrical connection between the metallic sheet and other layer surface, and (c) a step to form many projected functional pads by etching the metallic sheet. The substrate without a core layer and its manufacturing method has a positive effect to improve the signal transfer property since the inner via-hole is unnecessary. COPYRIGHT: (C)2007,JPO&INPIT |
Author | CHO SOON-JIN |
Author_xml | – fullname: CHO SOON-JIN |
BookMark | eNrjYmDJy89L5WSwDA51Cg4JcgxxVQj3DPHwDw1RcPYPclXwcYx0DVJw9HNR8AwJVvB19At1c3QOCQ3y9HNX8HUFKnThYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgbmhoYGhkYGjsZEKQIA_xUq_Q |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | JP2007110120A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JP2007110120A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 14:00:27 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JP2007110120A3 |
Notes | Application Number: JP20060277249 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070426&DB=EPODOC&CC=JP&NR=2007110120A |
ParticipantIDs | epo_espacenet_JP2007110120A |
PublicationCentury | 2000 |
PublicationDate | 20070426 |
PublicationDateYYYYMMDD | 2007-04-26 |
PublicationDate_xml | – month: 04 year: 2007 text: 20070426 day: 26 |
PublicationDecade | 2000 |
PublicationYear | 2007 |
RelatedCompanies | SAMSUNG ELECTRO-MECHANICS CO LTD |
RelatedCompanies_xml | – name: SAMSUNG ELECTRO-MECHANICS CO LTD |
Score | 2.6759028 |
Snippet | PROBLEM TO BE SOLVED: To provide a substrate without a core layer with a signal transfer property improved due to the fact that an inner via-hole has become... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
Title | SUBSTRATE WITHOUT CORE LAYER AND ITS MANUFACTURING METHOD |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070426&DB=EPODOC&locale=&CC=JP&NR=2007110120A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8JhT1DedijqVINK3Yr_WrQ9DujRlG_aDLtX5NLYlBRG64Sr-fZO46Z72FnLhuIRc7iP3AfAg-actro5ucJPpQgMvdM8qXN1jrTabesxmTEVbxG4_d4bj1rgGH5tcGFUn9FsVRxQcNRf8Xqn3evnvxApUbOXqcfYuphZPIe0G2sY6bkuTQAt6XZImQYI1jLvDVIszBTNlLSvD34N9qUfLQvvkpSfTUpbbMiU8gYNUoCurU6jxsgFHeNN6rQGH0frHWwzXzLc6A2-U92SLY0rQ64D2k5winGQEPftvJEN-HKABHaHIj_PQxzSXYQ4oImJhcA73IaG4rwsaJn87ngzTLXrtC6iXi5JfAiqmzOEdby6MEGE3uHxqOR1nZrkdbnjMLOwraO5AdL0T2oTjX7-lo1vuDdSrzy9-KwRuNbtTB_UDXVh90w |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUaPiR2PM3hZhjI09EDO6LQPZR6BTfCJAu8SYDCIz_vveKihPvDVtc7k2vV5_1_sAeCjkx8Sjo9ZFg6v4Ak9VS0sN1eItk08t3uRceluEhp_o_XFrXIKPTSyMzBP6LZMjokTNUd5zeV8v_41YjvStXD3O3rFr8eSxjqNs0LFZQALF6XbcOHIiqlDa6cdKOJRjjSKXVd3eg30TMaHESi_dIixlua1TvGM4iJFclp9ASWRVqNBN6bUqHAbrH29sroVvdQrWKOkWJY6ZS157zI8SRmg0dMnAfnOHxA4d0mMjEthh4tmUJYWbAwlcnOicwb3nMuqryMPkb8WTfrzFb_McytkiExdA0inXRduaIwhB3GCIqaa39ZlmtEXd4o20eQm1HYSudo7eQcVnwWAy6IXPNTj6tWHqqmZcQzn__BI3qHzz2a3ctB9kNoC9 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SUBSTRATE+WITHOUT+CORE+LAYER+AND+ITS+MANUFACTURING+METHOD&rft.inventor=CHO+SOON-JIN&rft.date=2007-04-26&rft.externalDBID=A&rft.externalDocID=JP2007110120A |