OPERATING MODE SETTING CIRCUIT

PROBLEM TO BE SOLVED: To prevent an operation mode setting circuit from being erroneously shifted to a test mode just after power supply. SOLUTION: An operation mode setting signal is inputted by each bit from input terminals IN1 to IN4, and mode bits 0 and 1 are inputted to latch circuits LC1 and L...

Full description

Saved in:
Bibliographic Details
Main Author SAEKI YUKIHIRO
Format Patent
LanguageEnglish
Published 08.09.2005
Edition7
Subjects
BASIC ELECTRIC ELEMENTS
BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
PULSE TECHNIQUE
RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
TESTING
WAVEGUIDES
Online AccessGet full text

Cover

More Information
Summary:PROBLEM TO BE SOLVED: To prevent an operation mode setting circuit from being erroneously shifted to a test mode just after power supply. SOLUTION: An operation mode setting signal is inputted by each bit from input terminals IN1 to IN4, and mode bits 0 and 1 are inputted to latch circuits LC1 and LC2, and mode bits 2 and 3 are inputted to latch circuits LC3 and LC4, and outputted synchronously with a clock CLK, and the mode bits 0 and 2 are inputted as they are, and the mode bits 1 and 3 are inverted and inputted to an AND circuit AD1, and outputted after AND arithmetic operation is performed. Just after power supply, possibility that "1" or "0" is all outputted from the latch circuits LC1 to LC4 is high, and they are complementarily inverted by inverters IV3 and IV4 so that it is possible to surely discriminate outputs when "1" or "0" are not all outputted, and that it is possible to prevent the error of operation mode setting. COPYRIGHT: (C)2005,JPO&NCIPI
Bibliography:Application Number: JP20040051016