SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD
PROBLEM TO BE SOLVED: To provide a semiconductor device that suppresses an increase in area and comprises a capacitor having a high capacitance value, and to provide a method for manufacturing the semiconductor device. SOLUTION: In a capacitor region Rb of the semiconductor device, a first wire 1 an...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
26.05.2005
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PROBLEM TO BE SOLVED: To provide a semiconductor device that suppresses an increase in area and comprises a capacitor having a high capacitance value, and to provide a method for manufacturing the semiconductor device. SOLUTION: In a capacitor region Rb of the semiconductor device, a first wire 1 and a second one 2 are provided. In each of the first and second wires 1, 2, there are provided first and second lower wires 1a, 2a formed by a common process with a first layer wire 58 in a logic region Ra, first and second upper wires 1b, 2b formed by a common process with a second layer wire 60 in the logic region Ra, and first and second wall-like longitudinal wires 1c, 2c formed by a common process with a plug 59 in the logic region Ra. Connection is made with the upper wire 2b via the second wall-like longitudinal wire 2c formed by the common process with the plug 59 in the logic region Ra. The first longitudinal wire 1c and the second one 2c oppose each other laterally while holding one portion of an upper interlayer insulating film 6, and a capacitor having a high capacitance value is composed. COPYRIGHT: (C)2005,JPO&NCIPI |
---|---|
AbstractList | PROBLEM TO BE SOLVED: To provide a semiconductor device that suppresses an increase in area and comprises a capacitor having a high capacitance value, and to provide a method for manufacturing the semiconductor device. SOLUTION: In a capacitor region Rb of the semiconductor device, a first wire 1 and a second one 2 are provided. In each of the first and second wires 1, 2, there are provided first and second lower wires 1a, 2a formed by a common process with a first layer wire 58 in a logic region Ra, first and second upper wires 1b, 2b formed by a common process with a second layer wire 60 in the logic region Ra, and first and second wall-like longitudinal wires 1c, 2c formed by a common process with a plug 59 in the logic region Ra. Connection is made with the upper wire 2b via the second wall-like longitudinal wire 2c formed by the common process with the plug 59 in the logic region Ra. The first longitudinal wire 1c and the second one 2c oppose each other laterally while holding one portion of an upper interlayer insulating film 6, and a capacitor having a high capacitance value is composed. COPYRIGHT: (C)2005,JPO&NCIPI |
Author | TSUTSUI MASASHI UMIMOTO HIROYUKI |
Author_xml | – fullname: TSUTSUI MASASHI – fullname: UMIMOTO HIROYUKI |
BookMark | eNrjYmDJy89L5WQwDHb19XT293MJdQ7xD1JwcQ3zdHZVcPRzUfAMCVbwdfQLdXN0DgkN8vRzV_B1DfHwd-FhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBqaGxmbGBgaOxkQpAgCjQyi5 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
Edition | 7 |
ExternalDocumentID | JP2005136300A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JP2005136300A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 11:57:50 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JP2005136300A3 |
Notes | Application Number: JP20030372270 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050526&DB=EPODOC&CC=JP&NR=2005136300A |
ParticipantIDs | epo_espacenet_JP2005136300A |
PublicationCentury | 2000 |
PublicationDate | 20050526 |
PublicationDateYYYYMMDD | 2005-05-26 |
PublicationDate_xml | – month: 05 year: 2005 text: 20050526 day: 26 |
PublicationDecade | 2000 |
PublicationYear | 2005 |
RelatedCompanies | MATSUSHITA ELECTRIC IND CO LTD |
RelatedCompanies_xml | – name: MATSUSHITA ELECTRIC IND CO LTD |
Score | 2.6108954 |
Snippet | PROBLEM TO BE SOLVED: To provide a semiconductor device that suppresses an increase in area and comprises a capacitor having a high capacitance value, and to... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050526&DB=EPODOC&locale=&CC=JP&NR=2005136300A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOpYj0rWi7tmsfinRJS1foB1s69jb6kYII3XAV_32TsOqe9hYSuCRHLneX3P0O4MUeU27lqwrVakPhOctKXmuGUlcaZQeGllrOc4ej2AwyPVwayx58drkwAif0R4AjMokqmby34r7e_D9iYRFbuX0tPljX-t0nDpY775iXZTNlPHG8NMEJkhFywlSOZ2JMHXF8KfcIjrkdzYH2vcWEp6Vs9nWKfwEnKSPXtJfQo80AzlBXem0Ap9Hux5s1d8K3vQJ1znmWxDhDJJlJ2FtMkSe5MZamZC5Fbpz5LiIZD2-QIo8ECb6GZ98jKFDY3Ku_na7CdG-doxvoN-uG3oJk6VaumuOaca_UmQFgFcy1NG27qjSzZPbxHQwPELo_ODqEcwFH-saj3R6g335900emaNviSTDoF4ruezI |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTmU6P4pI34q2W7vtoUiXtLR1_WBLx95G26UgQjdcxX_fJKy6p72FBC7JkcvdJXe_A3geDSi38lWFaoWu8JxlJS00XSlWGmUHhuZaynOHg9Bwk76_0BcN-KxzYQRO6I8AR2QSlTN5r8R9vfl_xMIitnL7kn2wrvWbQ0ws194xL8tmyHhs2nGEIyQjZPqxHE7FmNrj-FLWERwPODwvt53mY56WstnXKc45nMSMXFldQIOWbWihuvRaG06D3Y83a-6Eb3sJ6ozzLApxgkg0lbA995AtWSGWPDKTAitMHAuRhIc3SIFN3AhfwZNjE-QqbO7l306Xfry3zt41NMt1STsgDfvDVDUGBeNe3mcGwDBjrqUxGq1WmpEz-_gGugcI3R4cfYSWS4LJcuKF7104E9Ckrzzy7Q6a1dc3vWdKt8oeBLN-AXXofh8 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE+AND+ITS+MANUFACTURING+METHOD&rft.inventor=TSUTSUI+MASASHI&rft.inventor=UMIMOTO+HIROYUKI&rft.date=2005-05-26&rft.externalDBID=A&rft.externalDocID=JP2005136300A |