SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR
PROBLEM TO BE SOLVED: To cope with the increase in the number of signals by standardizing a substrate which is subjected to lamination packaging of a semiconductor chip. SOLUTION: In a semiconductor device wherein a plurality of substrates with a semiconductor chip mounted are laminated, one end of...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English |
Published |
17.03.2005
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PROBLEM TO BE SOLVED: To cope with the increase in the number of signals by standardizing a substrate which is subjected to lamination packaging of a semiconductor chip. SOLUTION: In a semiconductor device wherein a plurality of substrates with a semiconductor chip mounted are laminated, one end of a lead formed in the substrate is connected to a semiconductor chip and the other end thereof is a connection terminal of the substrate. At least a part of the lead is branched to a plurality near a connection terminal, and the branched leads are different connection terminals. The manufacturing method has a process for carrying out piece assembly for mounting a semiconductor chip on the substrate, a process for selecting a non-defective item with the semiconductor chip mounted on the substrate, a process for performing discrete dicing treatment for the substrate of each layer, while keeping conduction of a prescribed lead from the branched lead and a process for laminating and packaging the discrete substrate in a specified order. According to this constitution, it is possible to standardize a substrate of the same pattern and to switch many signals, since it has enough space. COPYRIGHT: (C)2005,JPO&NCIPI |
---|---|
AbstractList | PROBLEM TO BE SOLVED: To cope with the increase in the number of signals by standardizing a substrate which is subjected to lamination packaging of a semiconductor chip. SOLUTION: In a semiconductor device wherein a plurality of substrates with a semiconductor chip mounted are laminated, one end of a lead formed in the substrate is connected to a semiconductor chip and the other end thereof is a connection terminal of the substrate. At least a part of the lead is branched to a plurality near a connection terminal, and the branched leads are different connection terminals. The manufacturing method has a process for carrying out piece assembly for mounting a semiconductor chip on the substrate, a process for selecting a non-defective item with the semiconductor chip mounted on the substrate, a process for performing discrete dicing treatment for the substrate of each layer, while keeping conduction of a prescribed lead from the branched lead and a process for laminating and packaging the discrete substrate in a specified order. According to this constitution, it is possible to standardize a substrate of the same pattern and to switch many signals, since it has enough space. COPYRIGHT: (C)2005,JPO&NCIPI |
Author | KAGAYA YUTAKA KUSANAGI YOSHITOMO HATAZAWA AKIHIKO KIKUCHI TAKAYA |
Author_xml | – fullname: HATAZAWA AKIHIKO – fullname: KUSANAGI YOSHITOMO – fullname: KAGAYA YUTAKA – fullname: KIKUCHI TAKAYA |
BookMark | eNrjYmDJy89L5WQwC3b19XT293MJdQ7xD1JwcQ3zdHZVcPRzUfB19At1c3QOCQ3y9HNX8HUN8fB3UQjxcA1ydfMP4mFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYGpgbmRqZGxo7GRCkCAHrdKjk |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
Edition | 7 |
ExternalDocumentID | JP2005072523A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JP2005072523A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 14:44:46 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JP2005072523A3 |
Notes | Application Number: JP20030303974 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050317&DB=EPODOC&CC=JP&NR=2005072523A |
ParticipantIDs | epo_espacenet_JP2005072523A |
PublicationCentury | 2000 |
PublicationDate | 20050317 |
PublicationDateYYYYMMDD | 2005-03-17 |
PublicationDate_xml | – month: 03 year: 2005 text: 20050317 day: 17 |
PublicationDecade | 2000 |
PublicationYear | 2005 |
RelatedCompanies | HITACHI LTD AKITA DENSHI SYSTEMS:KK |
RelatedCompanies_xml | – name: AKITA DENSHI SYSTEMS:KK – name: HITACHI LTD |
Score | 2.61807 |
Snippet | PROBLEM TO BE SOLVED: To cope with the increase in the number of signals by standardizing a substrate which is subjected to lamination packaging of a... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050317&DB=EPODOC&locale=&CC=JP&NR=2005072523A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fS8MwED7mFPVNp6JOpYj0rejSnz4U6ZKUOlhbZjv2NpquBRG64Sr--17jqnvaW8jBcQm5XL7k7gvAA-IzvcyF0MhCEM0YZKXmmE6uEYsUZlE2HHGS7TO0gtQYzcxZBz7aWhjJE_otyRHRo3L091ru16v_SywmcyvXj-Idu5YvfuIytUXHJq5RW2VDl8cRi6hKqTuK1XDyK7MJwi5vD_bxHG037sCnw6YsZbUdU_wTOIhRXVWfQqeoenBE26_XenA43rx4Y3PjfOszsN6aOYtCltIkmiiMT18pV7yQKWMvTH2PJmmT2qCMeRJETEkCPuGI8c7h3ucJDTQ0YP433Pko3jJWv4ButayKS1Cs7MnOiJ4ZAyMziF04jiVIvihFTjDmls9X0N-h6HqntA_HkpO0SVSzb6Bbf34Vtxhta3EnZ-kHPZJ99w |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTkWdH0Wkb0WXfvowpEtSurl-MNOxt9F0LYjQDVfx3zeNm-5pbyEHxyXkcvkld78APAh8phcZ5xqac6QZ3bTQHNPJNGSh3MyLmiNOsn2Glp8Yw6k5bcDHphZG8oR-S3JE4VGZ8PdK7tfL_0ssInMrV4_8XXQtXjzWI-oGHZtijdoq6fdoHJEIqxj3hrEajn9lNhKwy92DfXHGtmt3oJN-XZay3I4p3jEcxEJdWZ1AIy_b0MKbr9facBisX7xFc-18q1Ow3uo5i0KSYBaNFUInA0wVNyRK4IaJ52KW1KkNSkCZHxGF-XRMBcY7g3uPMuxrwoDZ33Bnw3jLWP0cmuWizC9AsdInO0V6anSN1EB27jgWR9m84BkSMbd4voTODkVXO6V30PJZMJqNBuFrB44kP2mdtGZfQ7P6_MpvROSt-K2csR9RTIDq |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE+AND+MANUFACTURING+METHOD+THEREFOR&rft.inventor=HATAZAWA+AKIHIKO&rft.inventor=KUSANAGI+YOSHITOMO&rft.inventor=KAGAYA+YUTAKA&rft.inventor=KIKUCHI+TAKAYA&rft.date=2005-03-17&rft.externalDBID=A&rft.externalDocID=JP2005072523A |