SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To prevent deterioration of a gate insulating film due to charges in the etching process of a metal wiring layer and to prevent generation of a leak current resulting therefrom. SOLUTION: The semiconductor device comprises a semiconductor substrate 1, a plurality of gate electr...

Full description

Saved in:
Bibliographic Details
Main Author SAIKI TAKAYUKI
Format Patent
LanguageEnglish
Published 19.08.2004
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To prevent deterioration of a gate insulating film due to charges in the etching process of a metal wiring layer and to prevent generation of a leak current resulting therefrom. SOLUTION: The semiconductor device comprises a semiconductor substrate 1, a plurality of gate electrodes 14 and 24 formed on the semiconductor substrate through gate insulating films 13 and 23, impurity diffusion regions 11, 12, 21 and 22 for transistor formed in the semiconductor substrate on the opposite sides of each gate electrode, a first type well 20 formed in the semiconductor substrate, a protective electrode 32 formed on a specified region of the well through an insulating film, a protective impurity diffusion region 31 of second type different from the first type formed in the well, and at least one wiring layer 5 formed on the semiconductor substrate through an interlayer insulating film 4 and including interconnect lines connected electrically with at least one of the plurality of gate electrodes and the protective impurity diffusion region. COPYRIGHT: (C)2004,JPO&NCIPI
AbstractList PROBLEM TO BE SOLVED: To prevent deterioration of a gate insulating film due to charges in the etching process of a metal wiring layer and to prevent generation of a leak current resulting therefrom. SOLUTION: The semiconductor device comprises a semiconductor substrate 1, a plurality of gate electrodes 14 and 24 formed on the semiconductor substrate through gate insulating films 13 and 23, impurity diffusion regions 11, 12, 21 and 22 for transistor formed in the semiconductor substrate on the opposite sides of each gate electrode, a first type well 20 formed in the semiconductor substrate, a protective electrode 32 formed on a specified region of the well through an insulating film, a protective impurity diffusion region 31 of second type different from the first type formed in the well, and at least one wiring layer 5 formed on the semiconductor substrate through an interlayer insulating film 4 and including interconnect lines connected electrically with at least one of the plurality of gate electrodes and the protective impurity diffusion region. COPYRIGHT: (C)2004,JPO&NCIPI
Author SAIKI TAKAYUKI
Author_xml – fullname: SAIKI TAKAYUKI
BookMark eNrjYmDJy89L5WQQCXb19XT293MJdQ7xD1JwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgYmRsamJqaGjsZEKQIAhegg0A
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Edition 7
ExternalDocumentID JP2004235451A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2004235451A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:00:15 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2004235451A3
Notes Application Number: JP20030022378
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040819&DB=EPODOC&CC=JP&NR=2004235451A
ParticipantIDs epo_espacenet_JP2004235451A
PublicationCentury 2000
PublicationDate 20040819
PublicationDateYYYYMMDD 2004-08-19
PublicationDate_xml – month: 08
  year: 2004
  text: 20040819
  day: 19
PublicationDecade 2000
PublicationYear 2004
RelatedCompanies SEIKO EPSON CORP
RelatedCompanies_xml – name: SEIKO EPSON CORP
Score 2.6010418
Snippet PROBLEM TO BE SOLVED: To prevent deterioration of a gate insulating film due to charges in the etching process of a metal wiring layer and to prevent...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title SEMICONDUCTOR DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040819&DB=EPODOC&locale=&CC=JP&NR=2004235451A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQsbQ0Skk0NE3TNU4CjVaZmqbqWiSbJ-ummJiaGAE7b8A-EWgc0tfPzCPUxCvCNIKJIRu2FwZ8Tmg5-HBEYI5KBub3EnB5XYAYxHIBr60s1k_KBArl27uF2LqowXrHJqAaTs3FydY1wN_F31nN2dnWK0DNLwgsZ2QMbC4YOjIzsALb0eag7OAa5gTallKAXKe4CTKwBQCNyysRYmBKzRNm4HSGXb0mzMDhC53xBjKhma9YhEEkGBRm_n4uoc4h_kEKLq5hns6uogxKbq4hzh66QOPj4Z6J9wpAcoqxGAMLsJefKsGgkJiYapJokmZsbJxiAOwyJSWmmSeamSSapZmmmJqYJBpJMkjjMUgKr6w0AxdkwQmww2gpw8BSUlSaKgusS0uS5MBhAADqDXRF
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebbsp0fgyRvhVdk7T2oYhLW7q6fjC7sbeRfoEIc7iK_77Xuuqe9hYSOJKDX-5-l7sLwJ2uK6kYsFwmcRmtYiyTHxMtkVPKqILkDTlRGYf0fNWZUnfO5g14r2thqj6h31VzRERUgngvqvt69R_EMqvcyvV9_IZTH092ZJhSzY5paeEkc2hYYWAGXOLccEPJn1RrCkF3YfC8B_voY2slHKzZsCxLWW3bFPsYDkIUtyxOoJEt29Di9ddrbTj0Ni_eONyAb92Bzmups8A3pzwKJn3Tmo24dQq3thVxR0bxi7_DLNxwayvkDJrI8rMu9IXIqKA5ISR9QMoUi1wTKhVqzlJGqVDOobdD0MXO1RtoOZE3XoxH_ksPjn6TT5A86pfQLD6_siu0q0V8XenjB4f1dzg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE&rft.inventor=SAIKI+TAKAYUKI&rft.date=2004-08-19&rft.externalDBID=A&rft.externalDocID=JP2004235451A