Updating a register using modification information
An execution unit 204 is provided for out-of-order execution of a set of instructions 202 and outputs register bit modification information to a temporary result buffer 206 which is suitable for storing the register bit modification information 208 corresponding to an instruction in set/clear pairs...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
19.09.2001
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | An execution unit 204 is provided for out-of-order execution of a set of instructions 202 and outputs register bit modification information to a temporary result buffer 206 which is suitable for storing the register bit modification information 208 corresponding to an instruction in set/clear pairs (213, Fig. 7) of bits. A register 200 includes at least one register bit and may include sticky bits 201 each bit corresponding to respective set/clear pairs of the register bit modification information. A commit function circuit (209, fig 3/4) is configured to receive the set/clear pairs of bits from the temporary result buffer when the instruction is committed and generating an updated bit. The updated bit is then committed to the corresponding register bit of the register. |
---|---|
Bibliography: | Application Number: GB20000023163 |