SCALABLE SYSTEM ON A CHIP

A system including a plurality of processor cores, a plurality of graphics processing units, a plurality of peripheral circuits, and a plurality of memory controllers is configured to support scaling of the system using a unified memory architecture. An interconnect fabric included in the system inc...

Full description

Saved in:
Bibliographic Details
Main Authors SRIDHARAN, Srinivasa, Rangan, VASH, James, TAMARI, Eran, FISHWICK, Steven, KUZI, Tal, FUKAMI, Shawn, M, LEVY-RUBIN, Lital, HAMMARLUND, Per, H, KOLOR, Sergio, GUNNA, Ramesh, B, WILLIAMS, III, Gerard, R, LESHEM, Nir, LAHAV, Sagi, HUTSELL, Steven, R, PILIP, Mark, GONION, Jeffry, E, KAUSHIKKAR, Harshavardhan, GARG, Gaurav, TUCKER, Charles, E, TOTA, Sergio, V, ZIMET, Lior, REDSHAW, Jonathan, M, DAVIDOV, Dany
Format Patent
LanguageEnglish
French
German
Published 03.07.2024
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:A system including a plurality of processor cores, a plurality of graphics processing units, a plurality of peripheral circuits, and a plurality of memory controllers is configured to support scaling of the system using a unified memory architecture. An interconnect fabric included in the system includes at least two networks having heterogeneous interconnect topologies. The at least two networks include a coherent network interconnecting the processor cores and the plurality of memory controllers.
Bibliography:Application Number: EP20220861975