PROGRAMMABLE RAY TRACING WITH HARDWARE ACCELERATION ON A GRAPHICS PROCESSOR
Apparatus and method for programmable ray tracing with hardware acceleration on a graphics processor. For example, one embodiment of a graphics processor comprises shader execution circuitry to execute a plurality of programmable ray tracing shaders. The shader execution circuitry includes a plurali...
Saved in:
Main Authors | , , , , , , , , |
---|---|
Format | Patent |
Language | English French German |
Published |
28.08.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Apparatus and method for programmable ray tracing with hardware acceleration on a graphics processor. For example, one embodiment of a graphics processor comprises shader execution circuitry to execute a plurality of programmable ray tracing shaders. The shader execution circuitry includes a plurality of single instruction multiple data (SIMD) execution units. Sorting circuitry regroups data associated with one or more of the programmable ray tracing shaders to increase occupancy for SIMD operations performed by the SIMD execution units; and fixed-function intersection circuitry coupled to the shader execution circuitry detects intersections between rays and bounding volume hierarchies (BVHs) and/or objects contained therein and to provide results indicating the intersections to the sorting circuitry. |
---|---|
Bibliography: | Application Number: EP20240166712 |