METHOD FOR DESIGNING TEST CIRCUIT, AND ELECTRONIC DEVICE
This disclosure relates to a method for designing a test circuit, an apparatus, and a device. The method includes determining a feature of a to-be-tested circuit based on data representing the to-be-tested circuit. The method further includes determining switch distribution for the to-be-tested circ...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English French German |
Published |
18.09.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | This disclosure relates to a method for designing a test circuit, an apparatus, and a device. The method includes determining a feature of a to-be-tested circuit based on data representing the to-be-tested circuit. The method further includes determining switch distribution for the to-be-tested circuit based on the feature of the to-be-tested circuit. The switch distribution represents distribution, in a two-dimensional switch matrix circuit, of a plurality of switches that are in a test circuit and that are coupled to a plurality of scan chains of the to-be-tested circuit. The switch matrix circuit includes a plurality of rows and a plurality of columns, any one of the plurality of rows has at least one of the plurality of switches, and any one of the plurality of columns has at least one of the plurality of switches. In this manner, switch distribution for a low-power control module and a mask control module may be determined, so as to reduce a quantity of scan chains that are additionally enabled in an input phase and improve accuracy of disabling, in an output phase, a scan chain that has an X state, thereby optimizing test power consumption and improving test accuracy. |
---|---|
AbstractList | This disclosure relates to a method for designing a test circuit, an apparatus, and a device. The method includes determining a feature of a to-be-tested circuit based on data representing the to-be-tested circuit. The method further includes determining switch distribution for the to-be-tested circuit based on the feature of the to-be-tested circuit. The switch distribution represents distribution, in a two-dimensional switch matrix circuit, of a plurality of switches that are in a test circuit and that are coupled to a plurality of scan chains of the to-be-tested circuit. The switch matrix circuit includes a plurality of rows and a plurality of columns, any one of the plurality of rows has at least one of the plurality of switches, and any one of the plurality of columns has at least one of the plurality of switches. In this manner, switch distribution for a low-power control module and a mask control module may be determined, so as to reduce a quantity of scan chains that are additionally enabled in an input phase and improve accuracy of disabling, in an output phase, a scan chain that has an X state, thereby optimizing test power consumption and improving test accuracy. |
Author | WANG, Zezhong HUANG, Yu ZHANG, Weiwei LI, Pengju WANG, Naixing |
Author_xml | – fullname: WANG, Naixing – fullname: WANG, Zezhong – fullname: LI, Pengju – fullname: HUANG, Yu – fullname: ZHANG, Weiwei |
BookMark | eNrjYmDJy89L5WSw8HUN8fB3UXDzD1JwcQ32dPfz9HNXCHENDlFw9gxyDvUM0VFw9HNRcPVxdQ4J8vfzdAYqC_N0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuASbGZoZmpgaOJsZEKAEA938phw |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
DocumentTitleAlternate | VERFAHREN ZUM ENTWURF EINER PRÜFSCHALTUNG UND ELEKTRONISCHE VORRICHTUNG PROCÉDÉ DE CONCEPTION D'UN CIRCUIT DE TEST ET DISPOSITIF ÉLECTRONIQUE |
ExternalDocumentID | EP4361650A4 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_EP4361650A43 |
IEDL.DBID | EVB |
IngestDate | Fri Sep 27 05:21:37 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English French German |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_EP4361650A43 |
Notes | Application Number: EP20210951327 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240918&DB=EPODOC&CC=EP&NR=4361650A4 |
ParticipantIDs | epo_espacenet_EP4361650A4 |
PublicationCentury | 2000 |
PublicationDate | 20240918 |
PublicationDateYYYYMMDD | 2024-09-18 |
PublicationDate_xml | – month: 09 year: 2024 text: 20240918 day: 18 |
PublicationDecade | 2020 |
PublicationYear | 2024 |
RelatedCompanies | Huawei Technologies Co., Ltd |
RelatedCompanies_xml | – name: Huawei Technologies Co., Ltd |
Score | 3.5602834 |
Snippet | This disclosure relates to a method for designing a test circuit, an apparatus, and a device. The method includes determining a feature of a to-be-tested... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING |
Title | METHOD FOR DESIGNING TEST CIRCUIT, AND ELECTRONIC DEVICE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240918&DB=EPODOC&locale=&CC=EP&NR=4361650A4 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1Lb8IwDLYYe942tmnspRwmTqtG2xTaA5ogCdBptAgC4oaUNpW4FLR22t-fWwHbZbtFTmQ5lr7YTuwY4Im6youpmRjKoo5RtLMwPEq1oTwvimM3tq1mUSg8ClrDGX1bOIsKrHa1MOU_oV_l54iIqAjxnpfn9ebnEouXuZXZi1ohaf3alx3e2EbHaJ48hDPvdcQ45CFrMIajRjDpULtlojPSpQdwiF50uwCDmPeKopTNb4vSP4ejMTJL8wuo6LQGp2zXeK0GJ6Pte3cNjssEzShD4haE2SW4IyGHIScYvxEupv4g8IMBkWIqCfMnbObLZ9INOBHvgslJGPgMl819Jq6A9IVkQwOFWe43vhTjvdj2NVTTdapvgCBitKPNpkZfjOpEq6alkrZWUdK2XRW5daj_yeb2n7k7OCs0WCRDmO49VPOPT_2AFjdXj6WuvgHK8n-v |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1Lb8IwDLYYe7DbxjaNPXOYOK0apQHaA5ogDbQbbREExK1S2lTiUtDotL8_twK2y3aLnMhyLH2xndgxwBM1pRVTPdFkk7a0vJ2FZlGqNGlZURybsdFs5IXCnt92ZvRt0VqUYLmrhSn-Cf0qPkdEREWI96w4r9c_l1h2kVu5eZFLJK1eB6Jr17fRMZonC-Fs97t8HNgBqzOGo7o_6VKjraMz0qMHcIgedicHA5_386KU9W-LMjiDozEyS7NzKKm0ChW2a7xWhRNv-95dheMiQTPaIHELws0FmB4XTmATjN-Izafu0Hf9IRF8KghzJ2zmimfS823CR5yJSeC7DJfNXcYvgQy4YI6GwoT7jYd8vBfbuIJyukrVNRBEjGopvaHQF6MqUbLRlElHySjpGKaMzBrU_mRz88_cI1Qc4Y3Ckeu_38Jprs08MUI376CcfXyqe7S-mXwo9PYN8yKCog |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+FOR+DESIGNING+TEST+CIRCUIT%2C+AND+ELECTRONIC+DEVICE&rft.inventor=WANG%2C+Naixing&rft.inventor=WANG%2C+Zezhong&rft.inventor=LI%2C+Pengju&rft.inventor=HUANG%2C+Yu&rft.inventor=ZHANG%2C+Weiwei&rft.date=2024-09-18&rft.externalDBID=A4&rft.externalDocID=EP4361650A4 |