POWER LIMITS FOR VIRTUAL PARTITIONS IN A PROCESSOR

In an embodiment, a processor includes multiple processing engines and a power control unit. The power control unit is to receive a mapping of multiple virtual partitions to sets of the processing engines, and in response to a receipt of the mapping of multiple of virtual partitions: access a power...

Full description

Saved in:
Bibliographic Details
Main Authors PURANDARE, Adwait, VARMA, Ankush, GUPTA, Nikhil, CHEN, Stanley, STEINER, Ian, SRINIVASAN, Vasudevan
Format Patent
LanguageEnglish
French
German
Published 28.12.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In an embodiment, a processor includes multiple processing engines and a power control unit. The power control unit is to receive a mapping of multiple virtual partitions to sets of the processing engines, and in response to a receipt of the mapping of multiple of virtual partitions: access a power limit table for the processor, and generate multiple virtual partition power limit tables based on the power limit table for the processor, where each virtual partition power limit table is associated with a different virtual partition. Other embodiments are described and claimed.
Bibliography:Application Number: EP20220161848