ENABLING PRODUCT SKUS BASED ON CHIPLET CONFIGURATIONS

A disaggregated processor package can be configured to accept interchangeable chiplets. Interchangeability is enabled by specifying a standard physical interconnect for chiplets that can enable the chiplet to interface with a fabric or bridge interconnect. Chiplets from different IP designers can co...

Full description

Saved in:
Bibliographic Details
Main Authors TESHOME, Melaku, XAVIER, Binoj, FINLEY, Eric, GEORGE, Varghese, JAHAGIRDAR, Sanjeev, MASTRONARDE, Josh, KOKER, Altug, CHENEY, Lance, VEMULAPALLI, Vikranth, STRIRAMASSARMA, Lakshminarayanan, MATAM, Naveen, RAJWANI, Iqbal
Format Patent
LanguageEnglish
French
German
Published 19.01.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A disaggregated processor package can be configured to accept interchangeable chiplets. Interchangeability is enabled by specifying a standard physical interconnect for chiplets that can enable the chiplet to interface with a fabric or bridge interconnect. Chiplets from different IP designers can conform to the common interconnect, enabling such chiplets to be interchangeable during assembly. The fabric and bridge interconnects logic on the chiplet can then be configured to confirm with the actual interconnect layout of the on-board logic of the chiplet. Additionally, data from chiplets can be transmitted across an inter-chiplet fabric using encapsulation, such that the actual data being transferred is opaque to the fabric, further enable interchangeability of the individual chiplets. With such an interchangeable design, higher or lower density memory can be inserted into memory chiplet slots, while compute or graphics chiplets with a higher or lower core count can be inserted into logic chiplet slots.
Bibliography:Application Number: EP20200706080