VECTOR FRIENDLY INSTRUCTION FORMAT AND EXECUTION THEREOF

• Main Authors: CHARNEY, Mark, DURAN, Santiago Galan, OULD-AHMED-VALL, Elmoustapha, CAVIN, Robert D, GIRKAR, Milind Baburao, SANS, Roger Espasa, ABEL, James C, WU, Lisa, VALENTINE, Robert C, SAN ADRIAN, Jesus Corbal, SAIR, Suleyman, GROCHOWSKI, Edward Thomas, YOUNT, Charles, TOLL, Bret L, HALL, Jonathan Cannon, BRADFORD, Dennis R, ABRAHAM, Seth, WIEDEMEIER, Jeffrey G, SAMUDRALA, Sridhar, FORSYTH, Andrew Thomas
• Format: Patent
• Language: English; French; German
• Published: 14.04.2021
• Subjects: CALCULATING; COMPUTING; COUNTING; ELECTRIC DIGITAL DATA PROCESSING; PHYSICS

A vector friendly instruction format and execution thereof. According to one embodiment of the invention, a processor is configured to execute an instruction set. The instruction set includes a vector friendly instruction format. The vector friendly instruction format has a plurality of fields including a base operation field, a modifier field, an augmentation operation field, and a data element width field, wherein the first instruction format supports different versions of base operations and different augmentation operations through placement of different values in the base operation field, the modifier field, the alpha field, the beta field, and the data element width field, and wherein only one of the different values may be placed in each of the base operation field, the modifier field, the alpha field, the beta field, and the data element width field on each occurrence of an instruction in the first instruction format in instruction streams.