GROUPING CENTRAL PROCESSING UNIT MEMORIES BASED ON DYNAMIC CLOCK AND VOLTAGE SCALING TIMING TO IMPROVE DYNAMIC/LEAKAGE POWER USING ARRAY POWER MULTIPLEXERS

Systems, methods, and apparatus for operating a central processing unit (CPU) are provided. The CPU includes a plurality of memories including a first group of memories and a second group of memories. The plurality of memories are grouped based on a timing criticality of each memory. The CPU further...

Full description

Saved in:
Bibliographic Details
Main Authors ARIMILLI, Rajesh, RANGARAJAN, Bharat Kumar, MISRA, Rakesh
Format Patent
LanguageEnglish
French
German
Published 06.12.2023
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

More Information
Summary:Systems, methods, and apparatus for operating a central processing unit (CPU) are provided. The CPU includes a plurality of memories including a first group of memories and a second group of memories. The plurality of memories are grouped based on a timing criticality of each memory. The CPU further includes a memory core (MX) voltage supply configured to provide the plurality of memories with an MX voltage, an application processor core (APC) voltage supply configured to provide the plurality of memories with an APC voltage, and a voltage switching circuit. The voltage switching circuit detects an operating mode of the CPU and switches a voltage provided to at least one of the first group of memories or the second group of memories between the MX voltage and the APC voltage based on a type of the operating mode detected.
Bibliography:Application Number: EP20180786130