DV/DT SELF-ADJUSTMENT GATE DRIVER ARCHITECTURE

A gate driver circuit includes a gate driver and a sensing circuit. The gate driver is configured to generate an on-current during a plurality of turn-on switching events to drive a transistor, where a voltage across the transistor changes from a first value to a second value with a slope during the...

Full description

Saved in:
Bibliographic Details
Main Authors Arosio, Martina, Norling, Karl, Morini, Sergio
Format Patent
LanguageEnglish
French
German
Published 02.12.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A gate driver circuit includes a gate driver and a sensing circuit. The gate driver is configured to generate an on-current during a plurality of turn-on switching events to drive a transistor, where a voltage across the transistor changes from a first value to a second value with a slope during the plurality of turn-on switching events, where the slope is of either an active type dependent on an amplitude of the on-current or a passive type. The sensing circuit determines whether the slope during a first turn-on switching event is the active type or the passive type, and regulates the amplitude of the on-current during a second turn-on switching event that is subsequent to the first turn-on switching event if the slope is the active type and to maintain the amplitude of the on-current as unchanged during the second turn-on switching event if the slope is the passive type.
Bibliography:Application Number: EP20200000083