DIGITAL PHASE LOCKED LOOP FREQUENCY ESTIMATION

A Digital Phase Locked Loop (DPLL), including a Time-to-Digital Converter (TDC) configured generate quantized phase values of a Voltage Controlled Oscillator (VCO) signal; and a frequency estimation circuit configured to receive the quantized phase values, determine wraparound phase of the quantized...

Full description

Saved in:
Bibliographic Details
Main Authors RAVI, Ashoke, DINUR, Nati, AMEL, Roy, BANIN, Elan, SHIMON, Ran
Format Patent
LanguageEnglish
French
German
Published 02.09.2020
Subjects
AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online AccessGet full text

Cover

More Information
Summary:A Digital Phase Locked Loop (DPLL), including a Time-to-Digital Converter (TDC) configured generate quantized phase values of a Voltage Controlled Oscillator (VCO) signal; and a frequency estimation circuit configured to receive the quantized phase values, determine wraparound phase of the quantized phase values, and least-squares estimate a frequency based on the quantized phase values and the wraparound phase.
Bibliography:Application Number: EP20170885640