EQUALIZING ERASE DEPTH IN DIFFERENT BLOCKS OF MEMORY CELLS

A memory device and associated techniques provide a uniform erase depth for different blocks of memory cells which are at different distances from pass gates of a voltage source. In one approach, a voltage of a source side select gate transistor of a memory string is a decreasing function of the dis...

Full description

Saved in:
Bibliographic Details
Main Authors DONG, Yingda, ZENG, Caifu, PANG, Liang, YU, Xuehong, ZHANG, Zhengyi
Format Patent
LanguageEnglish
French
German
Published 12.06.2019
Subjects
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

More Information
Summary:A memory device and associated techniques provide a uniform erase depth for different blocks of memory cells which are at different distances from pass gates of a voltage source. In one approach, a voltage of a source side select gate transistor of a memory string is a decreasing function of the distance. In another approach, a magnitude or duration of an erase voltage at a source end of a memory string is an increasing function of the distance. Adjacent blocks can be arranged in subsets and treated as being at a common distance. In another approach, an additional erase pulse can be applied when the distance of the block exceeds a threshold. Other variables such as initial erase voltage and step size can also be adjusted as a function of distance.
Bibliography:Application Number: EP20170771645