ARRAY SUBSTRATE, DISPLAY PANEL AND DISPLAY DEVICE

An array substrate, a display panel and a display device are provided. The array substrate includes a base substrate (101), and a plurality of gate lines (102), a plurality of data lines (106) and a plurality of subpixels (01) disposed on the base substrate (101). A first electrode (107) and a secon...

Full description

Saved in:
Bibliographic Details
Main Authors PENG, Kuanjun, LI, Hui, IM, Yun Sik, CHOI, Hyun Sic, JIA, Yu'e, ZHANG, Hui
Format Patent
LanguageEnglish
French
German
Published 07.12.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An array substrate, a display panel and a display device are provided. The array substrate includes a base substrate (101), and a plurality of gate lines (102), a plurality of data lines (106) and a plurality of subpixels (01) disposed on the base substrate (101). A first electrode (107) and a second electrode (108) insulated from each other are disposed in each of the subpixels (01); the first electrode (107) includes a plurality of first electrode strips (1070); the second electrode (108) includes a plurality of second electrode strips (1080). In projections of the plurality of first electrode strips (1070) and the plurality of second electrode strips (1080) on the base substrate (101), a distance along a direction parallel to a first direction between a projection of one second electrode strip (1080) and a projection of a first electrode strip (1070) adjacent to the second electrode strip (1080) in the first direction is S1; a distance along the direction parallel to the first direction between the projection of the second electrode strip (1080) and a projection of one first electrode strip (1070) adjacent to the second electrode strip (1080) in a direction opposite to the first direction is S2; the plurality of subpixels (01) include a first domain (1101) and a second domain (1102); the first domain (1101) includes a part in which S1 is greater than S2; and the second domain (1102) includes a part in which S1 is less than S2. The array substrate has higher tolerance in process bias such as CD bias and overlay margin.
Bibliography:Application Number: EP20160856454