GATE DRIVING APPARATUS FOR PIXEL ARRAY AND DRIVING METHOD THEREFOR

Disclosed are a gate driving apparatus (200) for a pixel array and a driving method therefor. The pixel array comprises N gate lines. The gate driving apparatus (200) comprises: a plurality of gate drivers (221, 222,..., 22(n-1), 22n), wherein the N gate lines are divided into a plurality of groups,...

Full description

Saved in:
Bibliographic Details
Main Authors XIAO, Lijun, SHANG, Fei, LU, Xu, HSU, Yih Jen, HOU, Shuai
Format Patent
LanguageEnglish
French
German
Published 15.08.2018
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Disclosed are a gate driving apparatus (200) for a pixel array and a driving method therefor. The pixel array comprises N gate lines. The gate driving apparatus (200) comprises: a plurality of gate drivers (221, 222,..., 22(n-1), 22n), wherein the N gate lines are divided into a plurality of groups, each group comprises a plurality of gate lines, each gate driver (221, 222,..., 22(n-1), 22n) corresponds to the plurality of groups on a one-to-one basis, and each gate driver (221, 222,..., 22(n-1), 22n) is used for generating a gate driving signal for the plurality of gate lines in the group corresponding thereto; and a driver control module (210) which is used for generating a plurality of driver control signals (XON1, XON2,..., XON(n-1), XONn), the plurality of driver control signals (XON1, XON2,..., XON(n-1), XONn) corresponding to the plurality of gate drivers (221, 222,..., 22(n-1), 22n) on a one-to-one basis, and a state switch between any two driver control signals among the plurality of driver control signals (XON1, XON2,..., XON(n-1), XONn) has at least a difference of a first time, wherein under the control of the plurality of driver control signals (XON1, XON2,..., XON(n-1), XONn), the plurality of gate drivers (221, 222,..., 22(n-1), 22n) are switched from a first state to a second state in sequence, and each gate driver (221, 222,..., 22(n-1), 22n) generates gate driving signals in the same phase at the same time for the plurality of gate lines in the group corresponding thereto in the second state.
Bibliography:Application Number: EP20160853065