INTEGRATED CIRCUIT DEFECT DETECTION AND REPAIR
In accordance with the present description, a device includes an internal defect detection and repair circuit which includes a self-test logic circuit built in within the device and a self-repair logic circuit also built in within the device. In one embodiment, the built in self-test logic circuit m...
Saved in:
Main Authors | , , , , , , , , |
---|---|
Format | Patent |
Language | English French German |
Published |
06.12.2017
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | In accordance with the present description, a device includes an internal defect detection and repair circuit which includes a self-test logic circuit built in within the device and a self-repair logic circuit also built in within the device. In one embodiment, the built in self-test logic circuit may be configured to automatically identify defective memory cells in a memory. Upon identifying one or more defective memory cells, the built in self-repair logic circuit may be configured to automatically repair the defective memory cells by replacing defective cells with spare cells within the memory. In one embodiment, data patterns are generated as a function of memory addresses and periodic address offsets. |
---|---|
Bibliography: | Application Number: EP20140873755 |