INTEGRATING MULTI-OUTPUT POWER CONVERTERS HAVING VERTICALLY STACKED SEMICONDUCTOR CHIPS

A electronic multi-output device having a substrate including a pad and pins. A composite first chip has a first and a second transistor integrated so that the first terminals of the transistors are merged into a common terminal on one chip surface. Patterned second and third terminals are on the op...

Full description

Saved in:
Bibliographic Details
Main Authors NOQUIL, Jonathan, DENISON, Marie, HERBSOMMER, Juan, Alejandro, LOPEZ, Osvaldo, Jorge, CARPENTER, Brian, Ashley
Format Patent
LanguageEnglish
French
German
Published 30.11.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A electronic multi-output device having a substrate including a pad and pins. A composite first chip has a first and a second transistor integrated so that the first terminals of the transistors are merged into a common terminal on one chip surface. Patterned second and third terminals are on the opposite chip surface. The common first terminal is attached to the substrate pad. The second terminals are connected by discrete first and second metal clips to respective substrate pins. A composite second chip has a third and a fourth transistor integrated so that the second terminals of the transistors are merged into a common terminal on one chip surface. Patterned first and third terminals are on the opposite chip surface. The second chip is flipped to be vertically attached with its first terminals to the first and second clips, respectively. The third terminals are connected by discrete clips to respective substrate pins. The common second terminal is connected by a common clip to a substrate pin.
AbstractList A electronic multi-output device having a substrate including a pad and pins. A composite first chip has a first and a second transistor integrated so that the first terminals of the transistors are merged into a common terminal on one chip surface. Patterned second and third terminals are on the opposite chip surface. The common first terminal is attached to the substrate pad. The second terminals are connected by discrete first and second metal clips to respective substrate pins. A composite second chip has a third and a fourth transistor integrated so that the second terminals of the transistors are merged into a common terminal on one chip surface. Patterned first and third terminals are on the opposite chip surface. The second chip is flipped to be vertically attached with its first terminals to the first and second clips, respectively. The third terminals are connected by discrete clips to respective substrate pins. The common second terminal is connected by a common clip to a substrate pin.
Author HERBSOMMER, Juan, Alejandro
DENISON, Marie
LOPEZ, Osvaldo, Jorge
CARPENTER, Brian, Ashley
NOQUIL, Jonathan
Author_xml – fullname: NOQUIL, Jonathan
– fullname: DENISON, Marie
– fullname: HERBSOMMER, Juan, Alejandro
– fullname: LOPEZ, Osvaldo, Jorge
– fullname: CARPENTER, Brian, Ashley
BookMark eNrjYmDJy89L5WQI9_QLcXUPcgzx9HNX8A31CfHU9Q8NCQgNUQjwD3cNUnD29wtzDQpxDQpW8HAMAykCcT2dHX18IhWCQxydvV1dFIJdfT2BCl1CnUP8gVo8PAOCeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvGuAsYGBqYmhuZOhMRFKAA1bMxw
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate INTÉGRATION DE CONVERTISSEURS DE PUISSANCE À PLUSIEURS SORTIES SUR LESQUELS DES PUCES SEMI-CONDUCTRICES SONT EMPILÉES VERTICALEMENT
INTEGRATION VON LEISTUNGSWANDLERN MIT MEHREREN AUSGÄNGEN UND VERTIKAL GESTAPELTEN HALBLEITERCHIPS
ExternalDocumentID EP3005417B1
GroupedDBID EVB
ID FETCH-epo_espacenet_EP3005417B13
IEDL.DBID EVB
IngestDate Fri Jul 19 14:43:39 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
German
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_EP3005417B13
Notes Application Number: EP20140782292
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221130&DB=EPODOC&CC=EP&NR=3005417B1
ParticipantIDs epo_espacenet_EP3005417B1
PublicationCentury 2000
PublicationDate 20221130
PublicationDateYYYYMMDD 2022-11-30
PublicationDate_xml – month: 11
  year: 2022
  text: 20221130
  day: 30
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies Texas Instruments Incorporated
RelatedCompanies_xml – name: Texas Instruments Incorporated
Score 3.444123
Snippet A electronic multi-output device having a substrate including a pad and pins. A composite first chip has a first and a second transistor integrated so that the...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
Title INTEGRATING MULTI-OUTPUT POWER CONVERTERS HAVING VERTICALLY STACKED SEMICONDUCTOR CHIPS
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221130&DB=EPODOC&locale=&CC=EP&NR=3005417B1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NT8IwFG-IGvWmqBG_0oPZbXFuZZMDMdAVhsK6sA7wRDpYEy6DyIz_vq8T0Ive-vnSvuT1vV8_fkXoXkrLbtQVMTMrm5tEepkpwbBMb-Y6DnHV3C0_mxiEbpCQl0l9UkGL7VuYkif0syRHBIuagb0X5Xq9-tnE8su7leuHdAFFy-eOaPrGBh3bAGccy_DbTRZxn1ODUkgZ4bCpWdkJBE8AlPZ1FK1p9tmorR-lrH57lM4JOohAWF6cokqWV9ER3X68VkWHg815NyQ3prc-Q2NNXtvVW0phFw-SvuiZPBFRInDEx2yIKQ9HTAenMQ5aI91IZzXbQf8Nx6JFX5mPY611HvoJFRy6BL0oPke4wwQNTBjhdKeNKYt2c3Eu0F6-zLNLhFPH8aSt3CeVKsAgj6mcEYt4VipdRRq2qqHan2Ku_qm7Rsdard9khzdor3j_yG7BDRfpXanALy-lhcQ
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NT8IwFH8haMSbokb87MHstji3ssmBGOgGQ7Z1YR3giWywJlwGkRn_fdsJ6EVv_XxpX_L63q8fvwI8JImmt5ocq5mWLVScWJmaCMNSrblpGNjkC7P8bMIPTDfGr9PmtALL3VuYkif0syRHFBY1F_ZelOv1-mcTyy7vVm4e06UoWr30WNtWtuhYF3DG0BS723ZCalOiECJSSjBqS1Z2LIInAZQOLEnOKyOncVc-Sln_9ii9EzgMhbC8OIVKltehRnYfr9XhyN-ed4vk1vQ2ZzCR5LV9uaUU9JEfe2yg0piFMUMhnTgjRGgwdmRwGiG3M5aNZFayHXhvKGIdMnRsFEmt08COCaOiizsIo3NAPYcRVxUjnO21MXPC_VyMC6jmqzy7BJQahpXo3HzmKRcY5ClN5ljDlpYmJsctnTeg8aeYq3_q7qHmMt-beYNgeA3HUsXfxIc3UC3eP7Jb4ZKL9K5U5heaQ4ix
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INTEGRATING+MULTI-OUTPUT+POWER+CONVERTERS+HAVING+VERTICALLY+STACKED+SEMICONDUCTOR+CHIPS&rft.inventor=NOQUIL%2C+Jonathan&rft.inventor=DENISON%2C+Marie&rft.inventor=HERBSOMMER%2C+Juan%2C+Alejandro&rft.inventor=LOPEZ%2C+Osvaldo%2C+Jorge&rft.inventor=CARPENTER%2C+Brian%2C+Ashley&rft.date=2022-11-30&rft.externalDBID=B1&rft.externalDocID=EP3005417B1