DISTRIBUTED CACHE COHERENCY DIRECTORY WITH FAILURE REDUNDANCY
A system includes a number of processors with each processor including a cache memory. The system also includes a number of directory controllers coupled to the processors. Each directory controller may be configured to administer a corresponding cache coherency directory. Each cache coherency direc...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English French German |
Published |
28.10.2015
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A system includes a number of processors with each processor including a cache memory. The system also includes a number of directory controllers coupled to the processors. Each directory controller may be configured to administer a corresponding cache coherency directory. Each cache coherency directory may be configured to track a corresponding set of memory addresses. Each processor may be configured with information indicating the corresponding set of memory addresses tracked by each cache coherency directory. Directory redundancy operations in such a system may include identifying a failure of one of the cache coherency directories; reassigning the memory address set previously tracked by the failed cache coherency directory among the non-failed cache coherency directories; and reconfiguring each processor with information describing the reassignment of the memory address set among the non-failed cache coherency directories. |
---|---|
Bibliography: | Application Number: EP20130818113 |