MOSFET mismatch characterization circuit
A semiconductor device comprises a plurality of transistor mismatch circuits (104, 202) formed on a semiconductor wafer (101); and a characterization circuit (206) formed on the semiconductor wafer. The characterization circuit (206) is connected to receive input provided by the transistor mismatch...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English French German |
Published |
07.10.2020
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A semiconductor device comprises a plurality of transistor mismatch circuits (104, 202) formed on a semiconductor wafer (101); and a characterization circuit (206) formed on the semiconductor wafer. The characterization circuit (206) is connected to receive input provided by the transistor mismatch circuits simultaneously which themselves receive inputs from the mismatch circuits simultaneously and is configured to output a standard deviation of mismatch between transistors (208/212, 210/214) in the mismatch circuits. |
---|---|
Bibliography: | Application Number: EP20120179305 |