PROGRAMMABLE EXCEPTION PROCESSING LATENCY
A digital processor with programmable exception processing latency, may have a central processing unit (CPU) of a digital processor, an exception controller coupled with the CPU, and a control register coupled with the CPU, wherein the control register is operable to set the operation mode of the CP...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English French German |
Published |
31.12.2014
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A digital processor with programmable exception processing latency, may have a central processing unit (CPU) of a digital processor, an exception controller coupled with the CPU, and a control register coupled with the CPU, wherein the control register is operable to set the operation mode of the CPU in at least one of two modes, wherein in the first mode the CPU has a fixed exception processing latency time, and in a second mode the CPU has a variable exception processing latency time. |
---|---|
Bibliography: | Application Number: EP20100739752 |