SYNCHRONOUS TO ASYNCHRONOUS LOGIC CONVERSION

Apparatus, systems, and methods may operate to generate a synchronous netlist from a synchronous circuit design representation, automatically substitute asynchronous components taken from an asynchronous standard cell component library for corresponding standard cell synchronous components in the sy...

Full description

Saved in:
Bibliographic Details
Main Authors MARTIN, GREGOR, MANOHAR, RAJIT, HOLT, JOHN LOFTON
Format Patent
LanguageEnglish
French
German
Published 15.12.2010
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:Apparatus, systems, and methods may operate to generate a synchronous netlist from a synchronous circuit design representation, automatically substitute asynchronous components taken from an asynchronous standard cell component library for corresponding standard cell synchronous components in the synchronous netlist to form an asynchronous core, and convert the synchronous netlist to an asynchronous circuit design representation. Additional apparatus, systems, and methods are disclosed.
Bibliography:Application Number: EP20090709709