Method for fabricating a finfet with separate gates

The present invention relates to a FinFET with separate gates and to a method for fabricating the same. A dielectric gate-separation layer between first and second gate electrodes has an extension in a direction pointing from a first to a second gate layer that is smaller than a lateral extension of...

Full description

Saved in:
Bibliographic Details
Main Authors SURDEANU, RADU, SONSKY, JAN
Format Patent
LanguageEnglish
French
German
Published 24.11.2010
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The present invention relates to a FinFET with separate gates and to a method for fabricating the same. A dielectric gate-separation layer between first and second gate electrodes has an extension in a direction pointing from a first to a second gate layer that is smaller than a lateral extension of the fin between its opposite lateral faces. This structure corresponds with a processing method that starts from a covered basic FinFET structure with a continuous first gate layer, and proceeds to remove parts of the first gate layer and of a first gate-isolation layer through a contact opening to the gate layer. Subsequently, a replacement gate-isolation layer that at the same time forms the gate separation layer fabricated, followed by filling the tunnel with a replacement gate layer and a metal filling.
AbstractList The present invention relates to a FinFET with separate gates and to a method for fabricating the same. A dielectric gate-separation layer between first and second gate electrodes has an extension in a direction pointing from a first to a second gate layer that is smaller than a lateral extension of the fin between its opposite lateral faces. This structure corresponds with a processing method that starts from a covered basic FinFET structure with a continuous first gate layer, and proceeds to remove parts of the first gate layer and of a first gate-isolation layer through a contact opening to the gate layer. Subsequently, a replacement gate-isolation layer that at the same time forms the gate separation layer fabricated, followed by filling the tunnel with a replacement gate layer and a metal filling.
Author SURDEANU, RADU
SONSKY, JAN
Author_xml – fullname: SURDEANU, RADU
– fullname: SONSKY, JAN
BookMark eNrjYmDJy89L5WQw9k0tychPUUjLL1JIS0wqykxOLMnMS1dIVEjLzEtLLVEozyzJUChOLUgsSixJVUgHEsU8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSTeNcDIyNTYwNDY0dCYCCUAepMtZA
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate Procédé de fabrication d'un transistor à effet de champ à ailettes à grilles séparées
Verfahren zu Herstellung eines FinFETS mit getrennten Gates
ExternalDocumentID EP2253013A1
GroupedDBID EVB
ID FETCH-epo_espacenet_EP2253013A13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:58:51 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
German
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_EP2253013A13
Notes Application Number: EP20090711153
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101124&DB=EPODOC&CC=EP&NR=2253013A1
ParticipantIDs epo_espacenet_EP2253013A1
PublicationCentury 2000
PublicationDate 20101124
PublicationDateYYYYMMDD 2010-11-24
PublicationDate_xml – month: 11
  year: 2010
  text: 20101124
  day: 24
PublicationDecade 2010
PublicationYear 2010
RelatedCompanies NXP B.V
RelatedCompanies_xml – name: NXP B.V
Score 2.7892628
Snippet The present invention relates to a FinFET with separate gates and to a method for fabricating the same. A dielectric gate-separation layer between first and...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Method for fabricating a finfet with separate gates
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101124&DB=EPODOC&locale=&CC=EP&NR=2253013A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3LSsNAcChV1JtWxfpiD5JbkGQ3SXMIYvOgCGmDVOmtZJKN9JIWE_H3nV3T6kVvwy7MPpjZee3MANy5FdlbpY2mXbquKSyPmz4vyVhx3MIRmJeYq-TkdOpOXsTTwln0YLXNhdF1Qj91cUTiqIL4vdXv9ebHiRXpv5XNPa5oaP2QzIPI6Kxjoi-SV0Y0DuJsFs1CIwwJMqbPAZEtkTJ_JENpj7RoTzFD_DpWSSmb3xIlOYb9jJDV7Qn0ZD2Aw3DbeG0AB2kX7yawY73mFHiqez0zUjJZleN3d5_6jeWsUh-qWqY8qqyRupa3ZMo71pwBS-J5ODFp9eXupMs42-2Tn0O_XtfyAlhFKpXwsUC0kK7PRi_3Ky5GUoy4VaAcwvBPNJf_zF3BkY6FW5Zpi2vot-8f8oZEbIu3-nK-ABqSgGk
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3LToNAcNJUY71p1VifezDciIFdaDkQY3kEtVBi0PRGWFhML7QRjL_vsNLqRW-T3WT2kZmd184MwI1Zor1V6FzVC9NUmTamqkULNFYMMzcYzwqetcnJYWQGL-xxYSx6sNzkwsg6oZ-yOCJyVI783sj3ev3jxHLl38r6li9xaHXnJ7ardNYx0hfKK8Wd2l48d-eO4jgIKdGzjWSLpEzv0VDaQQ173DKD9zptk1LWvyWKfwC7MSKrmkPoiWoIA2fTeG0Ie2EX70awY736CGgoez0TVDJJmfHv7j7VG8lI2X6oakjrUSW1kLW8BWm9Y_UxEN9LnEDF1dPtSVMv3u6TnkC_WlXiFEiJKhWzeM65xvH6dD7OrJKyiWATquVcjGD0J5qzf-auYRAk4SydPURP57Av4-KapursAvrN-4e4RHHb8Ct5UV9Lp4Nc
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+for+fabricating+a+finfet+with+separate+gates&rft.inventor=SURDEANU%2C+RADU&rft.inventor=SONSKY%2C+JAN&rft.date=2010-11-24&rft.externalDBID=A1&rft.externalDocID=EP2253013A1