Decoder and method for performing a Viterbi algorithm

A decoder (VD) has an input for reception data values (r(n,k)), a calculation device (COAV) for computing the required distances (dod1) for the reception data values and for accumulating and comparing the distances according to the Viterbi algorithm. A path store (PM) stores resolved distance values...

Full description

Saved in:
Bibliographic Details
Main Authors TEMERINAC, MIODRAG, KIEFER, FELIX
Format Patent
LanguageEnglish
French
German
Published 20.10.2010
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A decoder (VD) has an input for reception data values (r(n,k)), a calculation device (COAV) for computing the required distances (dod1) for the reception data values and for accumulating and comparing the distances according to the Viterbi algorithm. A path store (PM) stores resolved distance values (b). The computation device is laid out to generate control signals (s) depending on the decisions regarding the assignment of paths, and the bus (CB) is designed for guiding the control signals to the path store (NM,PM). The computation device (COAV) and/or the path store are designed to displace the paths with assigned control signals in the path store corresponding to the conditions of the Viterbi algorithm data sequences, and the path store is designed for outputting at least one of the output values (c(n,k)). An independent claim is included for a method for carrying out a Viterbi algorithm.
Bibliography:Application Number: EP20050012476