ARCHITECTURES FOR DISCRETE WAVELET TRANSFORMS

A microprocessor structure for performing a discrete wavelet transform operation, said discrete wavelet transform operation comprising decomposition of an input signal comprising a vector of rxkm input samples, r, k and m being non-zero positive integers, over a specified number of decomposition lev...

Full description

Saved in:
Bibliographic Details
Main Authors LAPPALAINEN, VILLE, LAUNIAINEN, AKI, JUHANA, GUEVORKIAN, DAVID, LIUHA, PETRI
Format Patent
LanguageEnglish
French
German
Published 28.04.2004
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A microprocessor structure for performing a discrete wavelet transform operation, said discrete wavelet transform operation comprising decomposition of an input signal comprising a vector of rxkm input samples, r, k and m being non-zero positive integers, over a specified number of decomposition levels j, where j is an integer in the range 1 to J, starting from a first decomposition level and progressing to a final decomposition level, said microprocessor structure having a number of processing stages, each of said number of processing stages corresponding to a decomposition level j of the discrete wavelet transform operation and being implemented by a number of basic processing elements, the number of basic processing elements implemented in each of said processing stages decreasing by a factor of k from a decomposition level j to a decomposition level j+1.
Bibliography:Application Number: EP20020724362