Operational amplifier circuit, driving circuit and driving method

An output of an operational amplifier circuit is set to the high impedance state in a given period including a transition between a period T1 (positive polarity) in which a voltage level of a counter electrode VCOM becomes VC1 and a period T2 (negative polarity) in which VCOM becomes VC2. In the per...

Full description

Saved in:
Bibliographic Details
Main Author ISHIYAMA, HISANOBU
Format Patent
LanguageEnglish
French
German
Published 11.12.2002
Edition7
Subjects
ADVERTISING
AMPLIFIERS
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
BASIC ELECTRONIC CIRCUITRY
CRYPTOGRAPHY
DISPLAY
EDUCATION
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
SEALS
Online AccessGet full text

Cover

More Information
Summary:An output of an operational amplifier circuit is set to the high impedance state in a given period including a transition between a period T1 (positive polarity) in which a voltage level of a counter electrode VCOM becomes VC1 and a period T2 (negative polarity) in which VCOM becomes VC2. In the period T1, data line is driven by a P-type operational amplifier OP1 having a P-type driving transistor, while in the period T2, the data line is driven by an N-type operational amplifier OP2 having an N-type driving transistor. By positively using a parasitic capacitance between the counter electrode and the data line, the voltage level of the data line is changed before driving. The excess charge is returned to the power source side by clamping the output of the operational amplifier circuit to a voltage range equal to or wider than a voltage range of power sources VDD and VSS. The voltage range of power sources VDD' and VSS' of a clamp circuit are set to be narrower than that of the power sources VDD and VSS of the operational amplifier circuit.
Bibliography:Application Number: EP20020012195