SEMICONDUCTOR ARRANGEMENT ON A DCB SUBSTRATE

A power semiconductor array on a direct copper bonding (DCB) semiconductor substrate is created, in which the interference emissions propagated via its terminal lines are eliminated, or at least greatly reduced, directly on the semiconductor device. The power semiconductor array on the DCB substrate...

Full description

Saved in:
Bibliographic Details
Main Authors KLOTZ, FRANK, LORENZ, LEO
Format Patent
LanguageEnglish
French
German
Published 10.10.2001
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A power semiconductor array on a direct copper bonding (DCB) semiconductor substrate is created, in which the interference emissions propagated via its terminal lines are eliminated, or at least greatly reduced, directly on the semiconductor device. The power semiconductor array on the DCB substrate includes a first intermediate circuit terminal connected to a positive potential, a second intermediate circuit terminal connected to a negative potential, and at least one load terminal. The power semiconductor array further includes at least two power switches for connecting the load terminal to the first and second intermediate circuit terminals in alternation. The power semiconductor array is characterized by bridging connections that connect at least some of the terminals of the power semiconductor array that lead to the outside to one another in pairs, so that interference circuits within the power semiconductor array are closed.
Bibliography:Application Number: EP19980933455