CIRCUIT FOR INCREASING DATA-VALID TIME WHICH INCORPORATES A PARALLEL LATCH

• Main Authors: WIEDMANN, SIEGFRIED KURT, WENDEL, DIETER FELIX GEORG
• Format: Patent
• Language: English
• Published: 17.03.1993
• Edition: 5
• Subjects: INFORMATION STORAGE; PHYSICS; STATIC STORES

This invention relates generally to the accessing of random access access memory arrays and, more specifically to circuits and techniques for increasing the data valid time of such memory arrays without increasing either the access or cycle times of the array. This is accomplished by providing, during a read cycle, a read signal directly to an output driver (32) and simultaneously providing, via a parallel path, a latch output to the same driver (32). The latch output is provided under control of the read signal and a returning portion of a clock pulse such that the latch output overlaps the direct read signal from a sense/read amplifier (31). An output is provided from the latch (33) until it is reset and may last well into the next read cycle even when a new read signal is present. The technique utilized, in addition to providing a longer data valid time, eliminates a response of the latch (33) to spurious read signals because a latch output is not provided until the clock is deactivated and such spurious read signals are not present during the returning portion of the clock cycle. The approach utilized also has the advantage that delays associated with prior art serially disposed latches (33) are eliminated.