DEVICE FOR DERIVING A SAMPLING RATE
The device comprises a synchronizing-signal separator (20), a phase-locked loop (23), comprising a phase comparator (25), a voltage-controlled oscillator (28) and a frequency divider (31). The device further comprises a gate circuit (26) having an input (S) coupled to the output of the synchronizing...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
05.05.1993
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | The device comprises a synchronizing-signal separator (20), a phase-locked loop (23), comprising a phase comparator (25), a voltage-controlled oscillator (28) and a frequency divider (31). The device further comprises a gate circuit (26) having an input (S) coupled to the output of the synchronizing-signal separator (20), and an input (5) for receiving a head-change signal (a). The output (36) of the gate circuit (26) is coupled to a control-signal input (37) of the frequency divider (31). The gate circuit (26) is adapted to generate the control signal at a first instant (t1) of a head change and to sustain this control signal until a second instant (t2) of detection of the n-th (preferably the first) synchronizing signal after the head change. The frequency divider (31), which comprises a counter (40), is adapted to inhibit the output signal (d) in response to the control signal, to set the count to a specific value, and to enable the counter at the second instant in order to realize frequency-division. |
---|---|
AbstractList | The device comprises a synchronizing-signal separator (20), a phase-locked loop (23), comprising a phase comparator (25), a voltage-controlled oscillator (28) and a frequency divider (31). The device further comprises a gate circuit (26) having an input (S) coupled to the output of the synchronizing-signal separator (20), and an input (5) for receiving a head-change signal (a). The output (36) of the gate circuit (26) is coupled to a control-signal input (37) of the frequency divider (31). The gate circuit (26) is adapted to generate the control signal at a first instant (t1) of a head change and to sustain this control signal until a second instant (t2) of detection of the n-th (preferably the first) synchronizing signal after the head change. The frequency divider (31), which comprises a counter (40), is adapted to inhibit the output signal (d) in response to the control signal, to set the count to a specific value, and to enable the counter at the second instant in order to realize frequency-division. |
Author | ZWAANS, BERNARDUS ANTONIUS MARIA |
Author_xml | – fullname: ZWAANS, BERNARDUS ANTONIUS MARIA |
BookMark | eNrjYmDJy89L5WRQdnEN83R2VXDzD1JwcQ3yDPP0c1dwVAh29A3wATGDHENceRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvGuAgbGJsbmRiZOhMRFKANHqI7c |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | EP0343724B1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_EP0343724B13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 13:13:48 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_EP0343724B13 |
Notes | Application Number: EP19890201270 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19930505&DB=EPODOC&CC=EP&NR=0343724B1 |
ParticipantIDs | epo_espacenet_EP0343724B1 |
PublicationCentury | 1900 |
PublicationDate | 19930505 |
PublicationDateYYYYMMDD | 1993-05-05 |
PublicationDate_xml | – month: 05 year: 1993 text: 19930505 day: 05 |
PublicationDecade | 1990 |
PublicationYear | 1993 |
RelatedCompanies | N.V. PHILIPS' GLOEILAMPENFABRIEKEN |
RelatedCompanies_xml | – name: N.V. PHILIPS' GLOEILAMPENFABRIEKEN |
Score | 2.4217784 |
Snippet | The device comprises a synchronizing-signal separator (20), a phase-locked loop (23), comprising a phase comparator (25), a voltage-controlled oscillator (28)... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY PICTORIAL COMMUNICATION, e.g. TELEVISION |
Title | DEVICE FOR DERIVING A SAMPLING RATE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19930505&DB=EPODOC&locale=&CC=EP&NR=0343724B1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KFfWmVbG-WFByC8a8cwiSbDa2YtJQY-ituMkWeqnFRvz7zoY0etHbsAuzD5jX7nwzALem5aATK-5Vq-JvqqlXC5Xr3JHl7tBYl7pwHIkdTlJ79Go-zaxZD5ZbLExTJ_SrKY6IElWivNeNvl7_PGJFTW7l5o4vcej9Ic79SKlauJghG7MpUeizbBJNqEIpUko69TVDflCZIQZKO-hFOzL7ixWhBKWsf1uU-BB2M2S2qo-gJ1YD2KfbxmsD2Eva_24kW9HbHMNNxIoxZQSjNhJh9FWM00cSkJcgyZ4lOQ1ydgIkZjkdqbjavDvZnGXdvoxT6GPAL86AuJohuClsNF8C9ZjG7dJbGJ7r8tIzKo0PYfgnm_N_5i7goEvXsy6hX398iis0qTW_bi7jG1vPdqs |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLamgRg3GCDGsxKot4rSdw8V6iOlg7WrRql2q0ibSbuMiRXx93GqrnCBm5VIjhPJdhzHnwFuNd3ESyy7l_SKvkmaUi0kqlCTw92hsy4VZpq8djhOjOhVe5rr8x4st7UwDU7oVwOOiBpVor7Xjb1e_zxiBc3fys0dXeLQ-0OYOYFYteViKm_MJgaeQ9JpMPVF30dKTGaOrPIEleZhoLSDwlkcZp_kHi9KWf_2KOEB7KbIbFUfQo-thjDwt43XhrAXt_luJFvV2xzBTUDysU8EjNqEAKOvfJw8Cq7w4sbphJMzNyPHIIQk8yMJVyu6nRUk7eRST6CPAT87BcGSVUY1ZqD7YmjHZGqU9kK1LYuWtlrJdASjP9mc_TN3DYMoiycFSvV8Dvvd1z39Avr1xye7RPda06vmYL4BExF5mw |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=DEVICE+FOR+DERIVING+A+SAMPLING+RATE&rft.inventor=ZWAANS%2C+BERNARDUS+ANTONIUS+MARIA&rft.date=1993-05-05&rft.externalDBID=B1&rft.externalDocID=EP0343724B1 |