EXCLUSIVE-OR GATE CIRCUIT

The present invention is an Exclusive-OR circuit which uses a minimum number of components and which is particularly adapted for use as a building block for a parity checking circuit. The circuit only uses CMOS gates to reduce the number of included transistors.

Saved in:
Bibliographic Details
Main Authors SANWO, IKUO, JIMMY, SUTHAR, MUKESH, BHOGILAL
Format Patent
LanguageEnglish
Published 23.01.1991
Subjects
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online AccessGet full text

Cover

More Information
Summary:The present invention is an Exclusive-OR circuit which uses a minimum number of components and which is particularly adapted for use as a building block for a parity checking circuit. The circuit only uses CMOS gates to reduce the number of included transistors.
Bibliography:Application Number: EP19880906669