DYNAMIC PERIPHERAL DEVICE ADDRESS ASSIGNMENT METHOD AND UNIT
A peripheral device address assignment mechanism is described which does not require the use of plugboards or jumpers. This mechanism enables a host processor to select any desired peripheral device and set its device address to any desired value at any desired time. This is accomplished by providin...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
26.09.1984
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A peripheral device address assignment mechanism is described which does not require the use of plugboards or jumpers. This mechanism enables a host processor to select any desired peripheral device and set its device address to any desired value at any desired time. This is accomplished by providing each peripheral device control unit with a loadable device address register for holding the device address assigned to its peripheral device. Each device control unit is further provided with circuitry responsive to the appearance of a unique I/O command on the processor I/O bus and to the activation of a unique set of the I/O bus data lines by the processor for loading into its device address register the desired device address value as supplied thereto by the processor via the I/O bus. |
---|---|
Bibliography: | Application Number: EP19810104919 |