Adressaktivierungsanordnung und Verfahren für Speichermodule
A memory circuit for use in a data processing system which is acccessed by address signals and includes interconnection means for at least one memory module, which at least one memory module may or may not be present, and means for transmitting the address signals to the interconnection means if and...
Saved in:
| Main Authors | , , |
|---|---|
| Format | Patent |
| Language | German |
| Published |
17.08.2000
|
| Edition | 7 |
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | A memory circuit for use in a data processing system which is acccessed by address signals and includes interconnection means for at least one memory module, which at least one memory module may or may not be present, and means for transmitting the address signals to the interconnection means if and only if the at least one memory module is present. One embodiment of the present invention includes a line interconnecting the output enable pin of an address buffer to a SIMM socket location which interconnects with a grounded PRES pin on a SIMM when it is installed in the socket. The line to the address buffer enable pin includes a pull-up resistor portion so that the address buffer is disabled unless a SIMM is connected to the socket. |
|---|---|
| AbstractList | A memory circuit for use in a data processing system which is acccessed by address signals and includes interconnection means for at least one memory module, which at least one memory module may or may not be present, and means for transmitting the address signals to the interconnection means if and only if the at least one memory module is present. One embodiment of the present invention includes a line interconnecting the output enable pin of an address buffer to a SIMM socket location which interconnects with a grounded PRES pin on a SIMM when it is installed in the socket. The line to the address buffer enable pin includes a pull-up resistor portion so that the address buffer is disabled unless a SIMM is connected to the socket. |
| Author | STEWART, GREG. N HOLMAN, THOMAS H. JR DURKIN, MICHAEL D |
| Author_xml | – fullname: STEWART, GREG. N – fullname: HOLMAN, THOMAS H. JR – fullname: DURKIN, MICHAEL D |
| BookMark | eNrjYmDJy89L5WSwdUwpSi0uTswuySzLTC0qzUsvTszLL0rJA7IUSvNSFMJSi9ISM4pS8xTSDu8pUgguSM1Mzkgtys1PKc1J5WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8S6uZpaGxoaWJhYhIUbGRCkCAGprNHo |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| Edition | 7 |
| ExternalDocumentID | DE69131948TT2 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_DE69131948TT23 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 15:26:30 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | German |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_DE69131948TT23 |
| Notes | Application Number: DE19916031948T |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000817&DB=EPODOC&CC=DE&NR=69131948T2 |
| ParticipantIDs | epo_espacenet_DE69131948TT2 |
| PublicationCentury | 2000 |
| PublicationDate | 20000817 |
| PublicationDateYYYYMMDD | 2000-08-17 |
| PublicationDate_xml | – month: 08 year: 2000 text: 20000817 day: 17 |
| PublicationDecade | 2000 |
| PublicationYear | 2000 |
| RelatedCompanies | DELL USA L.P., AUSTIN |
| RelatedCompanies_xml | – name: DELL USA L.P., AUSTIN |
| Score | 2.516876 |
| Snippet | A memory circuit for use in a data processing system which is acccessed by address signals and includes interconnection means for at least one memory module,... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES |
| Title | Adressaktivierungsanordnung und Verfahren für Speichermodule |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000817&DB=EPODOC&locale=&CC=DE&NR=69131948T2 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzTqqhTKSJ9K25rui4PRVzbMYR9oHXsbTRNCn5lo-3wn_PNf8xL3KZPewsXOJKQXy6X_O4O4CalaHMoEzZejYlNMipsliWpzVOWcPVRRnUmpv6g1XsmDxN3UoHXVSyMzhP6qZMjIqJSxHupz-v53yNWqLmVxS17QdHsrhv7obXyjpWF86yw40ejYTgMrCDww8gaPPot2sDNRtoxHtdbeI32FP0rGndUVMr8v0npHsD2CLXJ8hAqXBiwF6wqrxmw219-eBuwoxmaaYHCJQqLI_Dvua5c8qYqP4gc4VokEp1IiS1zIbk5FnmWKB6dmX1_5ebTXCjCZ_4x44t3cQzX3SgOejaOaLqe_jSM1oOPm84JVOVMilMwmUsJ5wnNXMJIVm-0Obo-xHEcInC5680zqG1QdL6xtwb7vzHn6GJ6F1At84W4ROtbsiu9bD8yiItJ |
| link.rule.ids | 230,309,783,888,25578,76884 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3LTsJAcELwgTdFjYqPxpjeGoEu0D00RtoSVF7RSriRbneb-Cqkj_hz3vwxZ1dAT9w2s8lkdrLz2p0HwFVI0eZQJgx0jYlBIioMFgWhwUMWcPlRRlUnpv6g2X0m95PGpACvy1oY1Sf0UzVHRIkKUd4zpa_nf49YrsqtTK_ZC4JmNx3fdvVldCwtXEt327Y3GrpDR3cc2_X0waPdpDW8bMTyUV1voIttyT773rgtq1Lm_01KZxc2R4gtzvagwEUZSs5y8loZtvuLD-8ybKkMzTBF4EIK032wb7maXPImJz-IBMU1DWIMImNcaXnMtbFIokDm0WnR91eiPc2FTPhMPmY8fxcHcNnxfKdrIEXT1fGnrrci3q-bh1CMZ7E4Ao01KOE8oFGDMBJVaxbH0IeYpkkEsrtaP4bKGkQna3cvoNT1-71p727wUIGd3_pzDDdbp1DMklycoSXO2Lli4Q_i1o45 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Adressaktivierungsanordnung+und+Verfahren+f%C3%BCr+Speichermodule&rft.inventor=STEWART%2C+GREG.+N&rft.inventor=HOLMAN%2C+THOMAS+H.+JR&rft.inventor=DURKIN%2C+MICHAEL+D&rft.date=2000-08-17&rft.externalDBID=T2&rft.externalDocID=DE69131948TT2 |