Device for generating and controlling dead time of single-photon detector

The utility model discloses a dead time generation and control device for a single photon detector. The dead time generation and control device comprises an avalanche photodiode, a photoelectric converter, an FPGA (Field Programmable Gate Array), a signal start judgment comparator U1: A and a signal...

Full description

Saved in:
Bibliographic Details
Main Authors TAN FUHONG, ZHU WEI, GUO BANGHONG
Format Patent
LanguageChinese
English
Published 07.07.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:The utility model discloses a dead time generation and control device for a single photon detector. The dead time generation and control device comprises an avalanche photodiode, a photoelectric converter, an FPGA (Field Programmable Gate Array), a signal start judgment comparator U1: A and a signal peak amplitude judgment comparator U1: B which are connected in sequence, the avalanche photodiode outputs a photoelectric pulse to a photoelectric converter to be converted into an electric signal and then the electric signal is input to the FPGA, and the FPGA inputs the electric signal to the U1: A and the U1: B respectively; the U1: A and the U1: B respectively output clock signals to the FPGA after processing the electric signals; and the FPGA judges whether to collect the electric signal and output the dead time according to the rising edge and the falling edge of the input clock signal. According to the utility model, the comparator U1: A and the comparator U1: B are adopted to generate clock signals, and th
Bibliography:Application Number: CN202223388589U